


HD74ALS74 ●Dual D-type Positive-edge-triggered Flip-Flops (with Preset and Clear)

FUNCTION TABLE


Inputs			Outputs		
Preset	Clear	Clock	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	$\bar{Q}_0$

Notes: H = high level, L = low level,
X = irrelevant
↑ = transition from low to high level
 Q_0 = level of Q before the indicated steady-state conditions were established.
 $\bar{Q}_0$ = complement of Q_0 or level of $\bar{Q}$ before the indicated steady-state input conditions were established.
* = This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

TIMING DEFINITION



PIN ARRANGEMENT



(Top View)

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Fan out	High level	—	—	20	
	Low level	—	—	20	
Clock frequency	f_{clock}	0	—	30	MHz
Clock pulse width	High level	12	—	—	ns
	Low level	20	—	—	
Preset and clear pulse width	t_w	15	—	—	ns
Setup time	High level	15	—	—	ns
	Low level	15	—	—	
Hold time	t_h	0	—	—	ns

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ*	max	Unit
Input voltage	V_{IH}		2.0	—	—	V
	V_{IL}		—	—	0.8	V
Output voltage	V_{OH}	$V_{CC} = 4.5\text{V}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OH} = -400\mu\text{A}$	2.5	—	—	V
	V_{OH}	$V_{CC} = 4.75\text{V}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OH} = -400\mu\text{A}$	2.7	—	—	
	V_{OL}	$V_{CC} = 4.5\text{V}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 4\text{mA}$	—	—	0.4	V
	V_{OL}	$V_{CC} = 4.75\text{V}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 8\text{mA}$	—	—	0.5	
Input current	All inputs	I_{IH} $V_{CC} = 5.5\text{V}, V_i = 2.7\text{V}$	—	—	20	μA
	Clock, D	I_I $V_{CC} = 5.5\text{V}, V_i = 7\text{V}$	—	—	0.1	mA
	Clear, Preset	I_{IL} $V_{CC} = 5.5\text{V}, V_i = 0.4\text{V}$	—	—	-0.2	
Output drive current	I_{OD}	$V_{CC} = 5.5\text{V}, V_o = 2.125\text{V}$	-10	—	-80	mA
Supply current	I_{CC}^{**}	$V_{CC} = 5.5\text{V}$	—	2.4	4	
Input clamp voltage	V_{IK}	$V_{CC} = 4.5\text{V}, I_{IN} = -18\text{mA}$	—	—	-1.5	V

* $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$

** : With all outputs open, I_{CC} is measured with Q and $\bar{Q}$ outputs high in turn. At the time of measurement, the clock input is grounded.

■ SWITCHING CHARACTERISTICS ($V_{CC}=5\pm 0.5V$, $T_a=-20\sim+75^\circ C$)


SWITCHING CHARACTERISTICS ($V_{CC}=5\pm 0.5V$, $T_a=25^\circ C$)									
Item	Symbol	Input	Output	Test Conditions	min	typ	max	Unit	
Maximum clock frequency	f_{max}			$V_{CC}=5V$, $T_a=25^\circ C$	30	—	—	MHz	
Propagation delay time	t_{PLH}	Clear	$\overline{Q}$	$R_L=2k\Omega$	$C_L=15pF^*$	3	9	13	ns
		Preset	Q		$C_L=50pF$	3	—	21	
	t_{PHL}	Clear	$\overline{Q}$		$C_L=15pF^*$	5	14	20	
		Preset	Q		$C_L=50pF$	5	—	28	
	t_{PLH}	Clock	$Q, \overline{Q}$		$C_L=15pF^*$	5	9	13	
					$C_L=50pF$	5	—	21	
	t_{PHL}	Clock	$Q, \overline{Q}$		$C_L=15pF^*$	6	12	18	
					$C_L=50pF$	6	—	28	

* $V_{CC}=5V$, $T_a=25^\circ C$

■ TESTING METHOD


Test Circuit

1) f_{max} , t_{PLH} , t_{PHL} (Clock $\rightarrow Q, \bar{Q}$)




- Notes:
1. Test is put into the each flip-flop.
 2. All diodes are 1S2074 $\oplus$.
 3. C_L includes probe and jig capacitance.

2) t_{PHL} , t_{PLH} (Clear or Preset $\rightarrow Q, \bar{Q}$)



- Notes:
1. Test is put into the each flip-flop.
 2. All diodes are 1S2074 $\oplus$.
 3. C_L includes probe and jig capacitance.

Waveform



Note: Clock input pulse; $t_{TLH} \leq 6ns$, $t_{THL} \leq 6ns$, $PRR = 1MHz$, duty cycle 50% and: for f_{max} , $t_{THL} = t_{TLH} \leq 2.5ns$.

