TEXAS INSTRUMENTS

DRV5023-Q1

SLIS163G – DECEMBER 2014 – REVISED MARCH 2017

DRV5023-Q1 Automotive Digital-Switch Hall Effect Sensor

1 Features

- Digital Unipolar-Switch Hall Sensor
- AEC-Q100 Qualified for Automotive Applications
  - Grade 1: T_A = –40 to 125°C (Q, See *Device Nomenclature*)
  - Grade 0: T_A = –40 to 150°C (E, See *Device Nomenclature*)
- Inverse Output Option (FI)
- Superior Temperature Stability
  - Sensitivity ±10% Over Temperature
- Multiple Sensitivity Options (B_{OP} / B_{RP}):
  - 3.5 / 2 mT (FA, FI, see *Device Nomenclature*)
  - 6.9 / 3.2 mT (AJ, see *Device Nomenclature*)
  - 14.5 / 6 mT (BI, see *Device Nomenclature*)
- Supports a Wide Voltage Range
  - 2.7 to 38 V
  - No External Regulator Required
- Open Drain Output (30-mA Sink)
- Fast 35-μs Power-On Time
- Small Package and Footprint
  - Surface Mount 3-Pin SOT-23 (DBZ)
    - 2.92 mm x 2.37 mm
  - Through-Hole 3-Pin TO-92 (LPG)
    - 4.00 mm x 3.15 mm
- **Protection Features**
  - Reverse Supply Protection (up to –22 V)
  - Supports up to 40-V Load Dump
  - Output Short-Circuit Protection
  - Output Current Limitation
  - OUT Short to Battery Protection

2 Applications

- Docking Detection
- Door Open and Close Detection
- Proximity Sensing
- Valve Positioning
- Pulse Counting

3 Description

The DRV5023-Q1 device is a chopper-stabilized Hall Effect Sensor that offers a magnetic sensing solution with superior sensitivity stability over temperature and integrated protection features.

When the applied magnetic flux density exceeds the B_{OP} threshold, the DRV5023-Q1 open-drain output goes low. The output stays low until the field decreases to less than B_{RP}, and then the output goes to high impedance. The output current sink capability is 30 mA. A wide operating voltage range from 2.7 to 38 V with reverse polarity protection up to –22 V makes the device suitable for a wide range of automotive applications.

Internal protection functions are provided for reverse supply conditions, load dump, and output short circuit or over current.

Device Information[(1)]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV5023-Q1	SOT-23 (3)	2.92 mm x 1.30 mm
	TO-92 (3)	4.00 mm x 3.15 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Output State

FA, AJ, and BI Versions

FI Version

Device Packages

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (September 2016) to Revision G   **Page**

*   Added the output jitter parameter to the *Switching Characteristics* table... 6
*   Added the *Output Jitter Characteristic* section 15

Changes from Revision E (August 2016) to Revision F   **Page**

*   Made changes to the Power-on time in the *Electrical Characteristics* table 6

Changes from Revision D (May 2016) to Revision E   **Page**

*   Clarified the output description for the FI device version in the *Device Output* section 10
*   Added the *Layout* section 19
*   Added the *Receiving Notification of Documentation Updates* section 21

Changes from Revision C (February 2016) to Revision D   **Page**

*   Revised preliminary limits for the FA version 6

Changes from Revision B (December 2015) to Revision C   **Page**

*   Added the FA and FI device options 1
*   Added the typical bandwidth value to the *Magnetic Characteristics* table 6

Changes from Revision A (May 2015) to Revision B **Page**

Changes from Original (December 2014) to Revision A **Page**

5 Pin Configuration and Functions

For additional configuration information, see *Device Markings* and *Mechanical, Packaging, and Orderable Information*.

**DBZ Package
3-Pin SOT-23
Top View**

**LPG Package
3-Pin TO-92
Top View**

Pin Functions

PIN			TYPE	DESCRIPTION
NAME	DBZ	LPG		
GND	3	2	GND	Ground pin
OUT	2	3	Output	Hall sensor open-drain output. The open drain requires a resistor pullup.
V_{CC}	1	1	Power	2.7 to 38 V power supply. Bypass this pin to the GND pin with a 0.01-μF (minimum) ceramic capacitor rated for V_{CC}.

Product Folder Links: *DRV5023-Q1*

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Power supply voltage	V_{CC}	−22[2]	40	V
	Voltage ramp rate (V_{CC}), V_{CC} < 5 V	Unlimited		V/µs
	Voltage ramp rate (V_{CC}), V_{CC} > 5 V	0	2	
Output pin voltage		−0.5	40	V
Output pin reverse current during reverse supply condition		0	100	mA
Magnetic flux density, B_{MAX}		Unlimited		
Operating junction temperature, T_J	Q, see Figure 26	−40	150	°C
	E, see Figure 26	−40	175	
Storage temperature, T_{stg}		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Ensured by design. Only tested to –20 V.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±2500	V
		Charged-device model (CDM), per AEC Q100-011	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Power supply voltage		2.7	38	V
V_O	Output pin voltage (OUT)		0	38	V
I_{SINK}	Output pin current sink (OUT)[1]		0	30	mA
T_A	Operating ambient temperature	Q, see Figure 26	−40	125	°C
		E, see Figure 26	−40	150	

(1) Power dissipation and thermal limits must be observed.

6.4 Thermal Information

THERMAL METRIC[1]		DRV5023-Q1		UNIT
		DBZ (SOT-23)	LPG (TO-92)	
		3 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	333.2	180	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.9	98.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	154.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4.9	40	°C/W
ψ_{JB}	Junction-to-board characterization parameter	65.2	154.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (V$_{CC}$)						
V$_{CC}$	V$_{CC}$ operating voltage		2.7		38	V
I$_{CC}$	Operating supply current	V$_{CC}$ = 2.7 to 38 V, T$_A$ = 25°C		2.7		mA
		V$_{CC}$ = 2.7 to 38 V, T$_A$ = T$_{A, MAX}$[1]		3	3.5	
t$_{on}$	Power-on time	AJ, BI versions		35	50	µs
		FA, FI versions		35	70	
OPEN DRAIN OUTPUT (OUT)						
r$_{DS(on)}$	FET on-resistance	V$_{CC}$ = 3.3 V, I$_O$ = 10 mA, T$_A$ = 25°C		22		Ω
		V$_{CC}$ = 3.3 V, I$_O$ = 10 mA, T$_A$ = 125°C		36	50	
I$_{lkg(off)}$	Off-state leakage current	Output Hi-Z			1	µA
PROTECTION CIRCUITS						
V$_{CCR}$	Reverse supply voltage		−22			V
I$_{OCP}$	Overcurrent protection level	OUT shorted V$_{CC}$	15	30	45	mA

(1) T$_{A, MAX}$ is 125°C for Q Grade 1 devices and 150°C for E Grade 0 devices (see Figure 26)

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN DRAIN OUTPUT (OUT)						
t$_d$	Output delay time	B = B$_{RP}$ – 10 mT to B$_{OP}$ + 10 mT in 1 µs		13	25	µs
t$_r$	Output rise time (10% to 90%)	R1 = 1 kΩ, C$_O$ = 50 pF, V$_{CC}$ = 3.3 V		200		ns
t$_f$	Output fall time (90% to 10%)	R1 = 1 kΩ, C$_O$ = 50 pF, V$_{CC}$ = 3.3 V		31		ns
t$_j$	Output jitter	Measured from 20 000 cycles of B increasing at a rate of 50 mT/ms (see Figure 19)		±8.5		µs

6.7 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT[1]
f_{BW}	Bandwidth[2]		20	30		kHz
DRV5023FA, DRV5023FI: 3.5 / 2 mT						
B$_{OP}$	Operate point (see Figure 12 and Figure 13)		1.8	3.5	6.8	mT
B$_{RP}$	Release point (see Figure 12 and Figure 13)		0.5	2	4.2	mT
B$_{hys}$	Hysteresis; B$_{hys}$= (B$_{OP}$ − B$_{RP}$)			1.5		mT
B$_O$	Magnetic offset, B$_O$ = (B$_{OP}$ + B$_{RP}$) / 2			2.8		mT
DRV5023AJ: 6.9 / 3.2 mT						
B$_{OP}$	Operate point (see Figure 12 and Figure 13)		3	6.9	12	mT
B$_{RP}$	Release point (see Figure 12 and Figure 13)		1	3.2	5	mT
B$_{hys}$	Hysteresis; B$_{hys}$= (B$_{OP}$ − B$_{RP}$)			3.7		mT
B$_O$	Magnetic offset, B$_O$ = (B$_{OP}$ + B$_{RP}$) / 2			5		mT
DRV5023BI: 14.5 / 6 mT						
B$_{OP}$	Operate point (see Figure 12 and Figure 13)		6	14.5	24	mT
B$_{RP}$	Release point (see Figure 12 and Figure 13)		3	6	9	mT
B$_{hys}$	Hysteresis; B$_{hys}$ = (B$_{OP}$ − B$_{RP}$)[3]			8.5		mT
B$_O$	Magnetic offset, B$_O$ = (B$_{OP}$ + B$_{RP}$) / 2			10.3		mT

(1) 1 mT = 10 Gauss
(2) Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.
(3) |B$_{OP}$| is always greater than |B$_{RP}$|.

Product Folder Links: *DRV5023-Q1*

6.8 Typical Characteristics

T_A > 125°C data is valid for Grade 0 devices only (E, see Figure 26)


Figure 1. I_{CC} vs V_{CC}


Figure 2. I_{CC} vs Temperature

T_A = 25°C

Figure 3. B_{OP} vs V_{CC}

V_{CC} = 3.3 V

Figure 4. B_{OP} vs Temperature

T_A = 25°C

Figure 5. B_{RP} vs V_{CC}

V_{CC} = 3.3 V

Figure 6. B_{RP} vs Temperature

Typical Characteristics (continued)

$T_A > 125°C$ data is valid for Grade 0 devices only (E, see Figure 26)

**Figure 7. Hysteresis vs V_{CC}**

Figure 8. Hysteresis vs Temperature


Figure 9. Offset vs V_{CC}

Figure 10. Offset vs Temperature

Product Folder Links: *DRV5023-Q1*

7 Detailed Description

7.1 Overview

The DRV5023-Q1 device is a chopper-stabilized Hall sensor with a digital output for magnetic sensing applications. The DRV5023-Q1 device can be powered with a supply voltage between 2.7 and 38 V, and will survive –22 V reverse-battery conditions. The DRV5023-Q1 device does not operate when –22 to 2.4 V is applied to the V_{CC} pin (with respect to GND pin). In addition, the device can withstand supply voltages up to 40 V for transient durations.

The field polarity is defined as follows: a south pole near the marked side of the package is a positive magnetic field. A north pole near the marked side of the package is a negative magnetic field. The output state is dependent on the magnetic field perpendicular to the package.

For the FA, AJ, and BI device versions, a strong south pole near the marked side of the package causes the output to pull low, and the absence of a field makes the output high-impedance. The FI version has an inverted output response, where a strong south pole causes the output to be high-impedance, and the absence of a field makes the output pull low. Hysteresis is included in between the operate point and the release point to prevent toggling near the magnetic threshold.

An external pullup resistor is required on the OUT pin. The OUT pin can be pulled up to V_{CC}, or to a different voltage supply. This allows for easier interfacing with controller circuits.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Field Direction Definition

A positive magnetic field is defined as a south pole near the marked side of the package as shown in Figure 11.

Figure 11. Field Direction Definition

7.3.2 Device Output

If the device is powered on with a magnetic field strength between B_{RP} and B_{OP}, then the device output is indeterminate and can either be Hi-Z or Low. For the FA, AJ, and BI device versions, if the field strength is greater than B_{OP}, then the output is pulled low; if the field strength is less than B_{RP}, then the output is released. For the FI device version, if the field strength is greater than B_{OP}, then the output is Hi-Z; if the field strength is less than B_{RP}, then the output is pulled Low.


**Figure 12. Output State of FA, AJ, BI Versions**

Figure 13. Output State of FI Version

Product Folder Links: *DRV5023-Q1*

Feature Description (continued)

7.3.3 Power-On Time

After applying V_{CC} to the DRV5023-Q1 device, t_{on} must elapse before the OUT pin is valid. During the power-up sequence, the output is Hi-Z. A pulse as shown in Figure 14 and Figure 15 occurs at the end of t_{on}. This pulse can allow the host processor to determine when the DRV5023-Q1 output is valid after startup. In Case 1 (Figure 14) and Case 2 (Figure 15), the output is defined assuming a constant magnetic field $B > B_{OP}$ and $B < B_{RP}$.


Figure 14. Case 1: Power On When B > B$_{OP}$

Figure 15. Case 2: Power On When B < B$_{RP}$

Product Folder Links: *DRV5023-Q1*

Feature Description (continued)

If the device is powered on with the magnetic field strength $B_{RP} < B < B_{OP}$, then the device output is indeterminate and can either be Hi-Z or pulled low. During the power-up sequence, the output is held Hi-Z until t_{on} has elapsed. At the end of t_{on}, a pulse is given on the OUT pin to indicate that t_{on} has elapsed. After t_{on}, if the magnetic field changes such that $B_{OP} < B$, the output is released. Case 3 (Figure 16) and Case 4 (Figure 17) show examples of this behavior.


Figure 16. Case 3: Power On When $B_{RP} < B < B_{OP}$, Followed by $B > B_{OP}$

Feature Description (continued)

Figure 17. Case 4: Power On When $B_{RP} < B < B_{OP}$, Followed by $B < B_{RP}$

Feature Description (continued)

7.3.4 Output Stage

The DRV5023-Q1 output stage uses an open-drain NMOS, and it is rated to sink up to 30 mA of current. For proper operation, calculate the value of the pullup resistor R1 using Equation 1.

$$\frac{V_{ref}\ max}{30\ mA} \leq R1 \leq \frac{V_{ref}\ min}{100\ \mu A}$$

(1)

The size of R1 is a tradeoff between the OUT rise time and the current when OUT is pulled low. A lower current is generally better, however faster transitions and bandwidth require a smaller resistor for faster switching.

In addition, ensure that the value of R1 > 500 Ω to ensure the output driver can pull the OUT pin close to GND.

NOTE
V_{ref} is not restricted to V_{CC}. The allowable voltage range of this pin is specified in the *Absolute Maximum Ratings*.


Figure 18.

Select a value for C2 based on the system bandwidth specifications as shown in Equation 2.

$$2 \times f_{BW}\ (Hz) < \frac{1}{2\pi \times R1 \times C2}$$

(2)

Most applications do not require this C2 filtering capacitor.

Feature Description (continued)

7.3.5 Protection Circuits

The DRV5023-Q1 device is fully protected against overcurrent and reverse-supply conditions.

7.3.5.1 Overcurrent Protection (OCP)

An analog current-limit circuit limits the current through the FET. The driver current is clamped to I_{OCP}. During this clamping, the $r_{DS(on)}$ of the output FET is increased from the nominal value.

7.3.5.2 Load Dump Protection

The DRV5023-Q1 device operates at DC V_{CC} conditions up to 38 V nominally, and can additionally withstand V_{CC} = 40 V. No current-limiting series resistor is required for this protection.

7.3.5.3 Reverse Supply Protection

The DRV5023-Q1 device is protected in the event that the V_{CC} pin and the GND pin are reversed (up to –22 V).

NOTE

In a reverse supply condition, the OUT pin reverse-current must not exceed the ratings specified in the *Absolute Maximum Ratings*.

Table 1.

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload (OCP)	$I_{SINK} \geq I_{OCP}$	Operating	Output current is clamped to I_{OCP}	$I_O < I_{OCP}$
Load dump	38 V < V_{CC} < 40 V	Operating	Device will operate for a transient duration	$V_{CC} \leq 38$ V
Reverse supply	–22 V < V_{CC} < 0 V	Disabled	Device will survive this condition	$V_{CC} \geq 2.7$ V

7.3.5.4 Output Jitter Characteristic

The DRV5023-Q1 propagation delay is not fully consistent. If a periodic magnetic field is applied, the device introduces a small amount of jitter on the output. The t_j parameter describes this characteristic and Figure 19 shows the test waveform.


Figure 19. Test Waveform for t_j

7.4 Device Functional Modes

The DRV5023-Q1 device is active only when V_{CC} is between 2.7 and 38 V.

When a reverse supply condition exists, the device is inactive.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV5023-Q1 device is used in magnetic-field sensing applications.

8.2 Typical Applications

8.2.1 Standard Circuit

Figure 20. Typical Application Circuit

8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	V_{CC}	3.2 to 3.4 V
System bandwidth	f_{BW}	10 kHz

8.2.1.2 Detailed Design Procedure

Table 3. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V_{CC}	GND	A 0.01-µF (minimum) ceramic capacitor rated for V_{CC}
C2	OUT	GND	**Optional**: Place a ceramic capacitor to GND
R1	OUT	REF[1]	Requires a resistor pullup

(1) REF is not a pin on the DRV5023-Q1 device, but a REF supply-voltage pullup is required for the OUT pin; the OUT pin may be pulled up to V_{CC}.

Product Folder Links: *DRV5023-Q1*

8.2.1.2.1 Configuration Example

In a 3.3-V system, 3.2 V ≤ V_{ref} ≤ 3.4 V. Use Equation 3 to calculate the allowable range for R1.

$$\frac{V_{ref}\ max}{30\ mA} \le R1 \le \frac{V_{ref}\ min}{100\ \mu A}$$

(3)

For this design example, use Equation 4 to calculate the allowable range of R1.

$$\frac{3.4\ V}{30\ mA} \le R1 \le \frac{3.2\ V}{100\ \mu A}$$

(4)

Therefore:

113 Ω ≤ R1 ≤ 32 kΩ

(5)

After finding the allowable range of R1 (Equation 5), select a value between 500 Ω and 32 kΩ for R1.

Assuming a system bandwidth of 10 kHz, use Equation 6 to calculate the value of C2.

$$2 \times f_{BW}\ (Hz) < \frac{1}{2\pi \times R1 \times C2}$$

(6)

For this design example, use Equation 7 to calculate the value of C2.

$$2 \times 10\ kHz < \frac{1}{2\pi \times R1 \times C2}$$

(7)

An R1 value of 10 kΩ and a C2 value less than 820 pF satisfy the requirement for a 10-kHz system bandwidth.

A selection of R1 = 10 kΩ and C2 = 680 pF would cause a low-pass filter with a corner frequency of 23.4 kHz.

8.2.1.3 Application Curves

R1 = 10-kΩ pullup   No C2

Figure 21. 10-kHz Switching Magnetic Field

R1 = 10-kΩ pullup   C2 = 680 pF

Figure 22. 10-kHz Switching Magnetic Field

R1 = 10-kΩ pullup   C2 = 680 pF

Figure 23. Low-Pass Filtering

8.2.2 Alternative Two-Wire Application

For systems that require minimal wire count, the device output can be connected to V_{CC} through a resistor, and the total supplied current can be sensed near the controller.

Figure 24. 2-Wire Application

Current can be sensed using a shunt resistor or other circuitry.

8.2.2.1 Design Requirements

Table 4 lists the related design parameters.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	V_{CC}	12 V
OUT resistor	R1	1 kΩ
Bypass capacitor	C1	0.1 μF
Current when B < B_{RP}	$I_{RELEASE}$	About 3 mA
Current when B > B_{OP}	$I_{OPERATE}$	About 15 mA

8.2.2.2 Detailed Design Procedure

When the open-drain output of the device is high-impedance, current through the path equals the I_{CC} of the device (approximately 3 mA).

When the output pulls low, a parallel current path is added, equal to V_{CC} / (R1 + $r_{DS(on)}$). Using 12 V and 1 kΩ, the parallel current is approximately 12 mA, making the total current approximately 15 mA.

The local bypass capacitor C1 should be at least 0.1 μF, and a larger value if there is high inductance in the power line interconnect.

9 Power Supply Recommendations

The DRV5023-Q1 device is designed to operate from an input voltage supply (VM) range between 2.7 and 38 V. A 0.01-μF (minimum) ceramic capacitor rated for V_{CC} must be placed as close to the DRV5023-Q1 device as possible.

10 Layout

10.1 Layout Guidelines

The bypass capacitor should be placed near the DRV5023-Q1 device for efficient power delivery with minimal inductance. The external pullup resistor should be placed near the microcontroller input to provide the most stable voltage at the input; alternatively, an integrated pullup resistor within the GPIO of the microcontroller can be used.

Generally, using PCB copper planes underneath the DRV5023-Q1 device has no effect on magnetic flux, and does not interfere with device performance. This is because copper is not a ferromagnetic material. However, If nearby system components contain iron or nickel, they may redirect magnetic flux in unpredictable ways.

10.2 Layout Example

Figure 25. DRV5023-Q1 Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Figure 26 shows a legend for reading the complete device name for and DRV5023-Q1 device.

Figure 26. Device Nomenclature

11.1.2 Device Markings

Figure 27. SOT-23 (DBZ) Package

Figure 28. TO-92 (LPG) Package

⊕ indicates the Hall effect sensor (not to scale). The Hall element is located in the center of the package with a tolerance of ±100 μm. The height of the Hall element from the bottom of the package is 0.7 mm ±50 μm in the DBZ package and 0.987 mm ±50 μm in the LPG package.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

Understanding & Applying Hall Effect Sensor Datasheets

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback   21

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5023AJEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+PJAJ	Samples
DRV5023AJEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+PJAJ	Samples
DRV5023AJELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+PJAJ	Samples
DRV5023AJELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+PJAJ	Samples
DRV5023AJQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+PKAJ	Samples
DRV5023AJQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+PKAJ	Samples
DRV5023AJQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+PKAJ	Samples
DRV5023AJQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+PKAJ	Samples
DRV5023BIEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+PJBI	Samples
DRV5023BIEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+PJBI	Samples
DRV5023BIELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+PJBI	Samples
DRV5023BIELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+PJBI	Samples
DRV5023BIQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+PKBI	Samples
DRV5023BIQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+PKBI	Samples
DRV5023BIQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+PKBI	Samples
DRV5023BIQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+PKBI	Samples
DRV5023FAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	+PJFA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5023FIEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	+PJFI	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV5023-Q1 :

![Texas Instruments logo]

● Catalog: DRV5023

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5023AJEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023AJEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023AJQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023AJQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023FAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023FIEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5023AJEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023AJEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023AJQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023AJQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023BIEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023BIEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023BIQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023BIQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023FAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023FIEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0

4.1
3.9

3.25
3.05

3X 0.55
0.40

5.05
MAX

1

3

3X (0.8)

3X
15.5
15.1

3X 0.48
0.35

3X 0.51
0.36

2X 1.27 ± 0.05

2.64
2.44

2.68
2.28

2X (45°)

1.62
1.42

1

2

3

(0.5425)

0.86
0.66

4221343/C   01/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

0.05 MAX
ALL AROUND
TYP

(1.07)

METAL
TYP

FULL R
TYP

3X (∅ 0.75) VIA

2X
METAL

(1.7)

2X (1.7)

(R0.05) TYP

SOLDER MASK
OPENING

2X
SOLDER MASK
OPENING

2X (1.07)

(1.27)

(2.54)

LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE:20X

4221343/C 01/2018

13.0
12.4

0° ± 1°

0° ± 1°

1 MAX

21
18

2.5 MIN

6.5
5.5

9.5
8.5

0.25
0.15

19.0
17.5

⌀ 3.8-4.2 TYP

6.55
6.15

12.9
12.5

0.45
0.35

4221343/C 01/2018

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203227/C

2.64
2.10

1.4
1.2

B

A

PIN 1
INDEX AREA

1

0.95

1.9

3.04
2.80

3

2

3X 0.5
0.3

⊕ | 0.2Ⓜ | C | A | B

C

1.12 MAX

⌒ | 0.1 | C

(0.95)

0.10 TYP
0.01

0.25
GAGE PLANE

0.20 TYP
0.08

0°-8° TYP

0.6 TYP
0.2

SEATING PLANE

4214838/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.

PKG

3X (1.3)

1

3X (0.6)

SYMM

3

2X (0.95)

2

(R0.05) TYP

(2.1)

LAND PATTERN EXAMPLE
SCALE:15X

SOLDER MASK
OPENING   METAL

METAL UNDER
SOLDER MASK   SOLDER MASK
OPENING

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214838/C 04/2017

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.