
- Member of the Texas Instruments Widebus™ Family
- Packaged in Plastic 300-mil Shrink Small-Outline Package Using 25-mil Center-to-Center Pin Spacings
- Flow-Through Architecture Optimizes
 PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

The 74AC16623 is a 16-bit transceiver designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the output-enable (OEBA and OEAB) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.



The dual-enable configuration gives the bus transceiver the capability to store data by simultaneous enabling of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, the bus lines will remain at their last states.

The 74AC16623 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 74AC16623 is characterized for operation from −40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

INP	UTS	ODED ATION
OEBA	OEAB	OPERATION
L	L	B data to A bus
Н	Н	A data to B bus
Н	L	Isolation
L	Н	B data to A bus, A data to B bus


EPIC and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol†

48 10EBA EN1 1 10EAB EN2 25 2OEBA EN3 24 20EAB EN4 1A1 **▽ 1** 1B1 1 1 2 ▽ 46 1A2 1B2 44 5 1B3 1A3 43 6 1A4 1B4 8 41 1A5 1B5 9 40 1B6 1A6 38 11 1A7 1B7 37 12 1B8 1A8 13 36 2A1 2B1 1 4 ▽ 35 14 2A2 2B2 33 16 2A3 2B3 32 17 2A4 2B4 30 19 2B5 2A5 29 20 2B6 2A6 27 22 2A7 2B7 26 23 2A8 2B8

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air)	0.85 W
Storage temperature range	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3	5	5.5	V	
		V _{CC} = 3 V	2.1				
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V	
		$V_{CC} = 5.5 \text{ V}$	3.85				
		$V_{CC} = 3 V$			0.9		
VIL	Low-level input voltage V _{CC} = 4.5 V			1.35	V		
		$V_{CC} = 5.5 \text{ V}$			1.65		
VI	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
		V _{CC} = 3 V			-4		
lOH	High-level output current	$V_{CC} = 4.5 V$			-24	mA	
		$V_{CC} = 5.5 \text{ V}$			-24		
		V _{CC} = 3 V			12		
IOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24	mA	
		$V_{CC} = 5.5 \text{ V}$			24		
Δt/Δν	Input transition rise or fall rate		0		10	ns/V	
T _A	Operating free-air temperature		-40		85	°C	

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CONDITIONS	Vaa	TA = 25°C			AAINI	MAY	UNIT
PA	KAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	0.1 0.1 0.44 0.44 1.65 ±1 ±5	UNII
			3 V	2.9			2.9		
		I _{OH} = - 50 μA	4.5 V	4.4			4.4		
			5.5 V	5.4			5.4		
Vон		I _{OH} = -4 mA	3 V	2.58			2.48		V
			4.5 V	3.94			3.8		
		I _{OL} = - 24 mA	5.5 V	4.94			4.8		
		I _{OH} = -75 mA [†]	5.5 V				3.85		
			3 V			0.1		0.1	
	I _{OL} = 50 μ	I _{OL} = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1		
VOL		I _{OL} = 12 mA	3 V			0.36		0.44	V
		La. 04 mA	4.5 V			0.36		0.44	
		I _{OL} = 24 mA	5.5 V			0.36		0.44	
		I _{OL} = 75 mA [†]	5.5 V					1.65	
Ц	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μА
l _{OZ} ‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
Icc	-	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5				pF
C _{io}	A or B ports	V _O = V _{CC} or GND	5 V		16				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			MIN	MAX	UNIT
FARAMETER	(INPUT)		MIN	TYP	MAX] """	IVIAA	ONIT
t _{PLH}	A or B	B or A	2.7	8.1	10	2.7	11.2	ns
tPHL	A or B	D OI A	3.1	9.3	11.4	3.1	12.5	115
^t PZH	- OEBA	А	2.7	8.3	10.3	2.7	11.5	ns
^t PZL		^	3.5	11.8	14.2	3.5	15.6	115
^t PHZ	OEBA	A	4.8	7.7	9.3	4.8	9.9	ns
tPLZ		۸	4.1	7.5	9.2	4.1	9.8	115
^t PZH	OEAB	В	2.8	8.1	9.9	2.8	11.1	ns
t _{PZL}	UEAB	В	3.8	10.7	14.1	3.8	15.1	115
^t PHZ	OEAB	В	4.7	7.5	9.1	4.7	9.5	ne
t _{PLZ}			4.3	7.3	8.9	4.3	9.3	ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAA	UNIT
^t PLH	A or P	B or A	2.3	5.1	6.9	2.3	7.7	
^t PHL	A or B	D OI A	2.6	6	7.8	2.6	8.6	ns
^t PZH	- OEBA	Α -	2.1	5.3	6.8	2.1	7.6	20
tpZL			2.8	6.9	8.5	2.8	9.4	ns
^t PHZ	ОЕВА	A	4.7	6.9	8.4	4.7	8.9	20
tPLZ		A	4	6.3	7.7	4	8.2	ns
^t PZH	OEAB	В	2.3	5.2	6.7	2.3	7.5	ns
t _{PZL}	UEAB	В	3	6.7	8.4	3	9.3	115
^t PHZ	OEAB	В	4.5	6.9	8.4	4.5	8.9	ns
t _{PLZ}		В	4	6.2	7.6	4	7.9	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CONDITIONS	TYP	UNIT
C . Power dissination consi	Dower discination conscitance per transceiver	Outputs enabled	Cı = 50 pF. f = 1 MHz	47	,r
Cpd	C _{pd} Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	8	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated