

87C196KB/87C196KB16 HIGH PERFORMANCE CHMOS MICROCONTROLLER

- 8 Kbytes of On-Chip EPROM
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 1.75 μ s 16 x 16 Multiply (16 MHz)
- 3.0 μ s 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- 12 MHz and 16 MHz Available

- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol

The 87C196KB is a 16-bit microcontroller with 8 Kbytes of on-chip EPROM and a high performance member of the MCS-96 microcontroller family. The 87C196KB is 8096BH compatible and uses a true superset of the 8096BH instructions. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

Bit, byte, word and some 32-bit operations are available on the 87C196KB. With a 16 MHz oscillator a 16-bit addition takes 0.50 μ s, and the instruction times average 0.37 μ s to 1.1 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

The 87C196KB has a maximum guaranteed frequency of 12 MHz. The 87C198KB16 has a maximum guaranteed frequency of 16 MHz. All references to the 87C196KB also refer to the 87C196KB16 unless otherwise noted.




Figure 1. 87C196KB Block Diagram




Figure 2. Memory Map

PACKAGING


The 87C196KB is available in the 68-pin PLCC and 80-pin Quad Flat Pack (One-Time Programmable) packages. Contact your local sales office to determine the exact ordering code for the part desired.

Package Designators: N = 68-pin PLCC
S = 80-pin QFP

Thermal Characteristics


Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	12°C/W
QFP	70°C/W	4°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.



270909-2

Figure 3. 68-Pin Package (PLCC—Top View)



270909-34

17

Figure 5. 80-Pin QFP Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are three V _{SS} pins, all of them must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Programming voltage. Also timing pin for the return from power down circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency. It has a 50% duty cycle.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch and output low indicates a data fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses.
EA	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being addressed. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle (held not ready) is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Port 0	8-bit high impedance input-only port. Three pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port. These pins are shared with HOLD, HLDA and BREQ.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 87C196KB. Pins P2.6 and P2.7 are quasi-bidirectional.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus, which has strong internal pullups.
HOLD	Bus Hold input requesting control of the bus. Enabled by setting WSR.7.
HLDA	Bus Hold acknowledge output indicating release of the bus. Enabled by setting WSR.7.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle. Enabled by setting WSR.7.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. In Mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. In Mode 0 the pin functions as input or output data.
EXTINT	A rising edge on the EXTINT pin will generate an external interrupt.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2.
PWM	The PWM output.
T2UP-DN	The T2UPDN pin controls the direction of Timer2 as an up or down counter.
T2CAPTURE	A rising edge on P2.7 will capture the value of Timer2 in the T2CAPTURE register.
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement.
PALE	Programming ALE Input. Accepted by the 87C196KB when it is in Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/address.
PROG	Programming. Falling edge indicates valid data on PBUS and the beginning of programming. Rising edge indicates end of programming.
PACT	Programming Active. Used in the Auto Programming Mode to indicate when programming activity is complete.
PVAL	Program Valid. This signal indicates the success or failure of programming in the Auto Programming Mode. A zero indicates successful programming.
PVER	Program Verification. Used in Slave Programming and Auto CLB Programming Modes. Signal is low after rising edge of PROG if the programming was not successful.
AINC	Auto Increment. Active low signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.
Ports 3 and 4 (Programming Mode)	Address/Command/Data Bus. Used to pass commands, addresses, and data to and from slave mode 87C196KBs. Used by chips in Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to V _{CC} (15 k Ω).

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	
Under Bias	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage from V _{PP} or EA to	
V _{SS} or ANGND	–0.3V to +13.0V
Voltage On Any Other Pin to V _{SS}	–0.5V to +7.0V
Power Dissipation ⁽¹⁾	1.5W

NOTE:

1. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V
F _{Osc}	Oscillator Frequency 12 MHz	3.5	12	MHz
F _{Osc}	Oscillator Frequency 16 MHz	3.5	16	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	–0.5	0.8	V	
V _{IH}	Input High Voltage ⁽¹⁾	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.6	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.3 0.45 1.5	V	I _{OL} = 200 μA I _{OL} = 3.2 mA I _{OL} = 7 mA
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} – 0.3 V _{CC} – 0.7 V _{CC} – 1.5		V	I _{OH} = –200 μA I _{OH} = –3.2 mA I _{OH} = –7 mA
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} – 0.3 V _{CC} – 0.7 V _{CC} – 1.5		V	I _{OH} = –10 μA I _{OH} = –30 μA I _{OH} = –60 μA
I _{LI}	Input Leakage Current (Std. Inputs)		±10	μA	0 < V _{IN} < V _{CC} – 0.3V
I _{LI1}	Input Leakage Current (Port 0)		+3	μA	0 < V _{IN} < V _{REF}
I _{TL}	1 to 0 Transition Current (QBD Pins)		–650	μA	V _{IN} = 2.0V
I _{IL}	Logical 0 Input Current (QBD Pins) ⁽⁴⁾		–50	μA	V _{IN} = 0.45V

NOTE:

All pins except RESET and XTAL1.

DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ(7)	Max	Units	Test Conditions
I_{IL1}	Logical 0 Input Current in Reset ALE, RD, INST			-7	mA	$V_{IN} = 0.45V$
I_{IH1}	Logical 1 Input Current on NMI Pin			100	μA	$V_{IN} = 2.0V$
Hyst.	Hysteresis on RESET Pin	300			mV	
I_{CC}	Active Mode Current in Reset		50	60	mA	$XTAL1 = 16\text{ MHz}$ $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Converter Reference Current		2	5	mA	
I_{IDLE}	Idle Mode Current		10	25	mA	
I_{CC1}	Active Mode Current		15	25	mA	$XTAL1 = 3.5\text{ MHz}$
I_{PD}	Powerdown Mode Current		5	30	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R_{RST}	Reset Pullup Resistor	6K		50K	Ω	
C_S	Pin Capacitance (Any Pin to V _{SS})			10	pF	$F_{TEST} = 1.0\text{ MHz}$

NOTES:

(Notes apply to all specifications)

1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
2. Standard Outputs include ADO-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
3. Standard Inputs include HSI pins, CDE, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
4. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} - 0.7V$:


 I_{OL} on Output pins: 10 mA I_{OH} on quasi-bidirectional pins: self limiting I_{OH} on Standard Output pins: 10 mA

5. Maximum current per bus pin (data and control) during normal operation is ± 3.2 mA.

6. During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6	I_{OL} : 29 mA	I_{OH} is self limiting
HSO, P2.0, RXD, RESET	I_{OL} : 29 mA	I_{OH} : 26 mA
P2.5, P2.7, WR, BHE	I_{OL} : 13 mA	I_{OH} : 11 mA
ADO-AD15	I_{OL} : 52 mA	I_{OH} : 52 mA
RD, ALE, INST-CLKOUT	I_{OL} : 13 mA	I_{OH} : 13 mA

7. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5V$.



270909-21

$$I_{CC\ Max} = 3.88 \times \text{FREQ} + 8.43$$

$$I_{Idle\ Max} = 1.65 \times \text{FREQ} + 2.2$$

Figure 6. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, FOSC = 12/16 MHz

The system must meet these specifications to work with the 87C196KB:

Symbol	Description	Min	Max	Units	Notes
T _{AVYV}	Address Valid to READY Setup		2 T _{Osc} - 75	ns	
T _{LLYV}	ALE Low to READY Setup		T _{Osc} - 60	ns	
T _{TYLYH}	NonREADY Time		No upper limit	ns	
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{Osc} - 30	ns	(Note 1)
T _{LLYX}	READY Hold after ALE Low	T _{Osc} - 15	2 T _{Osc} - 40	ns	(Note 1)
T _{AVGV}	Address Valid to Buswidth Setup		2 T _{Osc} - 75	ns	
T _{LLGV}	ALE Low to Buswidth Setup		T _{Osc} - 60	ns	
T _{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T _{AVDV}	Address Valid to Input Data Valid		3 T _{Osc} - 55	ns	(Note 2)
T _{RLDV}	RD Active to Input Data Valid		T _{Osc} - 23	ns	(Note 2)
T _{CLDV}	CLKOUT Low to Input Data Valid		T _{Osc} - 50	ns	
T _{RHDZ}	End of RD to Input Data Float		T _{Osc} - 20	ns	
T _{RDXD}	Data Hold after RD Inactive	0		ns	

NOTES:

1. If max is exceeded, additional wait states will occur.
2. When using wait states, add 2 T_{Osc} × n where n = number of wait states.

AC CHARACTERISTICS (Continued)


Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, FOSC = 12/16 MHz

The 87C196KB will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
FXTAL	Frequency on XTAL1 12 MHz	3.5	12.0	MHz	(Note 2)
FXTAL	Frequency on XTAL1 16 MHz	3.5	16.0	MHz	(Note 2)
TOSC	1/FXTAL 12 MHz	83.3	286	ns	
TOSC	1/FXTAL 16 MHz	62.5	286	ns	
TXHCH	XTAL1 High to CLKOUT High or Low	+ 20	+ 110	ns	
TCLCL	CLKOUT Cycle Time	2 T _{Osc}		ns	
TCHCL	CLKOUT High Period	T _{Osc} - 10	T _{Osc} + 10	ns	
TCLLH	CLKOUT Falling Edge to ALE Rising	- 10	+ 10	ns	
TLLCH	ALE Falling Edge to CLKOUT Rising	- 15	+ 15	ns	
T _{LHLH}	ALE Cycle Time	4 T _{Osc}		ns	(Note 3)
T _{LHLL}	ALE High Period	T _{Osc} - 10	T _{Osc} + 10	ns	
TAVLL	Address Setup to ALE Falling Edge	T _{Osc} - 20		ns	
T _{LAX}	Address Hold after ALE Falling Edge	T _{Osc} - 40		ns	
T _{LLRL}	ALE Falling Edge to RD Falling Edge	T _{Osc} - 35		ns	
T _{RLCL}	RD Low to CLKOUT Falling Edge	+ 4	+ 25	ns	
T _{RLRH}	RD Low Period	T _{Osc} - 5	T _{Osc} + 25	ns	(Note 3)
T _{RHLH}	RD Rising Edge to ALE Rising Edge	T _{Osc}	T _{Osc} + 25	ns	(Note 1)
T _{RLAZ}	RD Low to Address Float		+ 5	ns	
T _{LLWL}	ALE Falling Edge to WR Falling Edge	T _{Osc} - 10		ns	
T _{CLWL}	CLKOUT Low to WR Falling Edge	0	+ 25	ns	
T _{QVWH}	Data Stable to WR Rising Edge	T _{Osc} - 23		ns	(Note 3)
T _{CHWH}	CLKOUT High to WR Rising Edge	- 5	+ 15	ns	
T _{WLWH}	WR Low Period	T _{Osc} - 15	T _{Osc} + 5	ns	(Note 3)
T _{WHQX}	Data Hold after WR Rising Edge	T _{Osc} - 15		ns	
T _{WHLH}	WR Rising Edge to ALE Rising Edge	T _{Osc} - 15	T _{Osc} + 10	ns	(Note 1)
T _{WHBX}	BHE, INST HOLD after WR Rising Edge	T _{Osc} - 15		ns	
T _{RHBX}	BHE, INST HOLD after RD Rising Edge	T _{Osc} - 10		ns	
T _{WHAZ}	AD8-15 hold after WR Rising Edge	T _{Osc} - 30		ns	
T _{RHAX}	AD8-15 hold after RD Rising Edge	T _{Osc} - 25		ns	


NOTES:

- Assuming back-to-back bus cycles.
- Testing performed at 3.5 MHz, however, the device is static by design and will typically operate below 1 Hz.
- When using wait states, all 2 T_{Osc} + n where n = number of wait states.


System Bus Timings

270909-22

READY Timings (One Wait State)



Buswidth Bus Timings



HOLD/HLDA Timings


Symbol	Description	Min	Max	Units	Notes
T_{HVCH}	HOLD Setup	55		ns	(Note 1)
T_{CLHAL}	CLKOUT Low to HLDA Low		15	ns	
T_{CLBRL}	CLKOUT Low to BREQ Low		15	ns	
T_{HALAZ}	HLDA Low to Address Float		10	ns	
T_{HALBZ}	HLDA Low to BHE, INST, RD, WR Float		10	ns	
T_{CLHHAH}	CLKOUT Low to HLDA High	-15	15	ns	
T_{CLBRH}	CLKOUT Low to BREQ High	-15	15	ns	
T_{HAHAX}	HLDA High to Address No Longer Float	-15		ns	
T_{HAHBV}	HLDA High to BHE, INST, RD, WR Valid	-15		ns	
T_{CLLH}	CLKOUT Low to ALE High	-5	15	ns	

NOTE:

1. To guarantee recognition at next clock.

Maximum Hold Latency

Bus Cycle Type	Latency
Internal Access	1.5 States
16-Bit External Execution	2.5 States
8-Bit External	4.5 States




270909-25

EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency 12 MHz	3.5	12.0	MHz
1/T _{XLXL}	Oscillator Frequency 16 MHz	3.5	16	MHz
T _{XLXL}	Oscillator Period 12 MHz	83.3	286	ns
T _{XLXL}	Oscillator Period 16 MHz	62.5	286	ns
T _{XHXX}	High Time	21.25		ns
T _{XLXX}	Low Time	21.25		ns
T _{XLXH}	Rise Time		10	ns
T _{XHXL}	Fall Time		10	ns


EXTERNAL CLOCK DRIVE WAVEFORMS



270909-26

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications, the capacitance will not exceed 20 pF.

EXTERNAL CRYSTAL CONNECTIONS




270909-35

NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS} . When using crystals, $C_1 = 20$ pF, $C_2 = 20$ pF. When using ceramic resonators, consult manufacturer for recommended capacitor values.

EXTERNAL CLOCK CONNECTIONS




270909-36


* Required if TTL driver used
Not needed if CMOS driver is used.

17

AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

Signals:

- A - Address
- B - BHE
- BR - BREQ
- C - CLKOUT
- D - DATA IN
- G - Buswidth
- H - HOLD

- HA - HLDA
- L - ALE/ADV
- Q - DATA OUT
- R - RD
- W - WR/WRH/WRL
- X - XTAL1
- Y - READY

10-BIT A/D CHARACTERISTICS

The speed of the A/D converter in the 10-bit mode can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 6 MHz. The conversion times with the prescaler turned on or off is shown in the table below. The AD_TIME register has not been characterized for the 10-bit mode.

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V_{REF} . V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Converter Quick Reference for definition of A/D terms.

Conversion Time

Clock Prescaler On IOC2.4 = 0	Clock Prescaler Off IOC2.4 = 1
156.5 States 19.5 μ s @ 16 MHz	89.5 States 29.8 μ s @ 6 MHz

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 3	LSBs	
Full Scale Error	0.25 ± 0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	± 3	LSBs	
Differential Non-Linearity Error		> -1	+2	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
DC Input Leakage		0	3.0	μA	
Sample Time: Prescaler On	15			States	
Prescaler Off	8			States	
Sampling Capacitor	3			pF	

NOTES:

- *An "LSB", as used here, has a value of approximately 5 mV.
- 1. Typical values are expected for most devices at 25°C.
- 2. DC to 100 KHz.
- 3. Multiplexer Break-Before-Make Guaranteed.
- 4. Resistance from device pin, through internal MUX, to sample capacitor.

EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature During Programming	20	30	°C
V _{CC} , V _{PD} , V _{REF} ⁽¹⁾	Supply Voltages During Programming	4.5	5.5	V
V _{EA}	Programming Mode Supply Voltage	12.50	13.0	V ⁽²⁾
V _{PP}	EPROM Programming Supply Voltage	12.50	13.0	V ⁽²⁾
V _{SS} , ANGND ⁽³⁾	Digital and Analog Ground	0	0	V
F _{Osc}	Oscillator Frequency 12 MHz	6.0	12.0	MHz
F _{Osc}	Oscillator Frequency 16 MHz	6.0	16.0	MHz

NOTES:

1. V_{CC}, V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same voltage (0V) during programming.

AC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
T _{SHLL}	Reset High to First PALE Low	1100		T _{Osc}
T _{LLLH}	PALE Pulse Width	40		T _{Osc}
T _{AVLL}	Address Setup Time	0		T _{Osc}
T _{LLEX}	Address Hold Time	50		T _{Osc}
T _{LLVL}	PALE Low to PVER Low		60	T _{Osc}
T _{PLDV}	PROG Low to Word Dump Valid		50	T _{Osc}
T _{PHDX}	Word Dump Data Hold		50	T _{Osc}
T _{DVPL}	Data Setup Time	0		T _{Osc}
T _{PLDX}	Data Hold Time	50		T _{Osc}
T _{PLPH}	PROG Pulse Width	40		T _{Osc}
T _{PHLL}	PROG High to Next PALE Low	120		T _{Osc}
T _{LHPL}	PALE High to PROG Low	220		T _{Osc}
T _{PHPL}	PROG High to Next PROG Low	120		T _{Osc}
T _{PHIL}	PROG High to AINC Low	0		T _{Osc}
T _{LILH}	AINC Pulse Width	40		T _{Osc}
T _{LIVH}	PVER Hold after AINC Low	50		T _{Osc}
T _{LILP}	AINC Low to PROG Low	170		T _{Osc}
T _{PHVL}	PROG High to PVER Low		90	T _{Osc}

DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I _{PP}	V _{PP} Supply Current (When Programming)		100	mA


EPROM PROGRAMMING WAVEFORMS

SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT




SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT

AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE
SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period ($BRR \geq 8002H$)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR \geq 8002H$)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{XLXL}	Serial Port Clock Period ($BRR = 8001H$)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR = 8001H$)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHQX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHQV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHQZ}	Last Clock Rising to Output Float		$1 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



FUNCTIONAL DEVIATIONS

Devices marked with a "E" have the following errata.

High Speed Inputs

The High Speed Input (HSI) has three deviations from the specifications. These deviations applied to devices covered by the previous data sheet (see Revision History) but they were not documented.

NOTE:

"Events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine state may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an empty FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

REVISION HISTORY

This data sheet (270909-003) is valid for devices with an "E" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-002).

1. The 12 MHz and 16 MHz devices were combined in this data sheet. The 87C196KB 12 MHz only data sheet (272035-001) is now obsolete.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed.
3. The -002 version of this data sheet was valid for devices marked with a "B" or a "D" at the end of the top side tracking number.
4. The OSCILLATOR errata was removed.
5. An errata was not documented in the -002 data sheet for devices marked with a "B" or a "D". This is the DIVIDE DURING HOLD/READY errata. When HOLD or READY is active and DIV/DIVB is the last instruction in the queue, the divide result may be incorrect.
6. TXCH was changed from Min = 40 ns to Min = 20 ns.
7. TRLCL was changed from Min = 5 ns to Min = 4 ns.
9. I_{L1} was changed from Max = -6 mA to Max = -7 mA.
10. THAHBV was changed from Min = -10 ns to Min = -15 ns.

Differences between the -002 and -001 data sheets.

1. The -001 version of this data sheet was valid for devices marked with a "C" at the end of the top side tracking number.
2. Added 64L SDIP and 80L QFP packages.
3. Added IIH1.
4. Changed T_{CHWH} Min from -10 ns to -5 ns .
5. Changed T_{CHWH} Max from $+10\text{ ns}$ to $+15\text{ ns}$.
6. Changed T_{WLWH} Min from $T_{OSC} - 20\text{ ns}$ to $T_{OSC} - 15\text{ ns}$.
7. Changed T_{WHQX} Min from $T_{OSC} - 10\text{ ns}$ to $T_{OSC} - 15\text{ ns}$.
8. Changed T_{WHLH} Min from $T_{OSC} - 10\text{ ns}$ to $T_{OSC} - 15\text{ ns}$.
9. Changed T_{WHLH} Max from $T_{OSC} + 15\text{ ns}$ to $T_{OSC} + 10\text{ ns}$.
10. Changed T_{WHBX} Min from $T_{OSC} - 10\text{ ns}$ to $T_{OSC} - 15\text{ ns}$.
11. Changed T_{HVCH} Min from 85 ns to 55 ns .
12. Remove T_{HVCH} Max.
13. Changed T_{CLHAL} Min from -10 ns to -15 ns .
14. Changed T_{CLHAL} Max from 20 ns to 15 ns .
15. Changed T_{CLBRL} Min from -10 ns to -15 ns .
16. Changed T_{CLBRL} Max from 20 ns to 15 ns .
17. Changed T_{HAAHAX} Min from -10 ns to -15 ns .
18. Added HSI description to Functional Deviations.
19. Added Oscillator description to Functional Deviations.