

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operations:
 

Hold (Store)	Shift Left
Shift Right	Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear
- Applications:
 

Stacked or Push-Down Registers
Buffer Storage, and Accumulator Registers

TYPE	GUARANTEED	TYPICAL
	SHIFT (CLOCK)	
'LS299	25 MHz	175 mW
'S299	50 MHz	700 mW

## description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.


FUNCTION TABLE

MODE	INPUTS					INPUTS/OUTPUTS								OUTPUTS			
	CLR	FUNCTION	OUTPUT	CLK	SERIAL	A/Q <sub>A</sub> B/Q <sub>B</sub> C/Q <sub>C</sub> D/Q <sub>D</sub> E/Q <sub>E</sub> F/Q <sub>F</sub> G/Q <sub>G</sub> H/Q <sub>H</sub>								Q <sub>A'</sub> Q <sub>H'</sub>			
		SELECT	CONTROL			S1 S0	Q <sub>1</sub> <sup>t</sup> Q <sub>2</sub> <sup>t</sup>	SL SR	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>								
Clear	L	X	L	L	X	X X	L L L L L L L L		L L L L L L L L	L L L L	L L L L	L L L L	L L L L	L L	L L		
	L	L	X	L	X	X X	L L L L L L L L		L L L L L L L L	L L L L L L L L	L L L L L L L L	L L L L L L L L	L L L L L L L L	L L L L	L L L L		
	L	H	H	X X	X	X X	X X X X X X X X		X X X X X X X X	X X X X X X X X	X X X X X X X X	X X X X X X X X	X X X X X X X X	X X X X X X X X	L L L L	L L L L	
Hold	H	L	L	L	X	X X	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>		Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>		
	H	X	X	L	L	X X	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>		Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub> Q <sub>E0</sub> Q <sub>F0</sub> Q <sub>G0</sub> Q <sub>H0</sub>		
Shift Right	H	L	H	L	L	†	X H		H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	H Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	
	H	L	H	L	L	†	X L		L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>	L Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> Q <sub>E</sub> Q <sub>F</sub> Q <sub>G</sub> Q <sub>H</sub>
Shift Left	H	H	L	L	L	†	H X		Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> H
	H	H	L	L	L	†	L X		Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L	Q <sub>Bn</sub> Q <sub>Cn</sub> Q <sub>Dn</sub> Q <sub>En</sub> Q <sub>Fn</sub> Q <sub>Gn</sub> Q <sub>Hn</sub> L
Load	H	H	H	X X	†	X X	a b c d e f g h		a b c d e f g h	a b c d e f g h	a b c d e f g h	a b c d e f g h	a b c d e f g h	a b c d e f g h	a b c d e f g h	a b c d e f g h	


<sup>t</sup>When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

SN54LS299, SN54S299 . . . J OR W PACKAGE  
SN74LS299, SN74S299 . . . DW OR N PACKAGE  
(TOP VIEW)




SN54LS299, SN54S299 . . . FK PACKAGE  
(TOP VIEW)



# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS


SDLS156 – MARCH 1974 – REVISED MARCH 1988

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, N, and W packages.

## logic diagram (positive logic)




Pin numbers shown are for DW, J, N, and W packages.

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

### **schematics of inputs and outputs**



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

		SN54LS299			SN74LS299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$Q_A$ thru $Q_H$			-1			-2.6	mA
	$Q_A'$ or $Q_H'$			-0.4			-0.4	
Low-level output current, $I_{OL}$	$Q_A$ thru $Q_H$			12			24	mA
	$Q_A'$ or $Q_H'$			4			8	
Clock frequency, $f_{clock}$		0		20	0		20	MHz
Width of clock pulse, $t_W(\text{clock})$	Clock high	30			30			ns
	Clock low	18			10			
Width of clear pulse, $t_W(\text{clear})$		Clear low	25		20			ns
Setup time, $t_{SU}$	Select	35 $\dagger$			35 $\dagger$			ns
	High-level data $^\dagger$	20 $\dagger$			20 $\dagger$			
	Low-level data $^\dagger$	20 $\dagger$			20 $\dagger$			
	Clear inactive-state	24 $\dagger$			20 $\dagger$			
Hold time, $t_H$	Select	10 $\dagger$			10 $\dagger$			ns
	Data $^\dagger$	3 $\dagger$			0 $\dagger$			
Operating free-air temperature, $T_A$		-55		125	0		70	°C

<sup>†</sup> Data includes the two serial inputs and the eight input/output data lines.

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS299			SN74LS299			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IH</sub>	High-level input voltage			2		2		2	V
V <sub>IL</sub>	Low-level input voltage			0.7		0.8		0.8	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		-1.5		-1.5		-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	2.4	3.2		2.4	3.1		V
		V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = MAX	2.5	3.4		2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4		V
		Q <sub>A</sub> ' or Q <sub>H</sub> '	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 24 mA			0.35	0.5		
		Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4		
		Q <sub>A</sub> ' or Q <sub>H</sub> '	V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OL</sub> = 8 mA			0.35	0.5		
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.7 V		40		40		μA
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V		-400		-400		μA
I <sub>I</sub>	Input current at maximum input voltage	S0, S1		V <sub>I</sub> = 7 V	200		200		μA
		A thru H	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V	100		100		
		Any other		V <sub>I</sub> = 7 V	100		100		
I <sub>IH</sub>	High-level input current	A thru H, S0, S1	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		40		40		μA
		Any other			20		20		
I <sub>IL</sub>	Low-level input current	S0, S1	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-0.8		-0.8		mA
		Any other			-0.4		-0.4		
I <sub>OS</sub>	Short-circuit output current <sup>§</sup>	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX		-30	-130	-30	-130	mA
		Q <sub>A</sub> ' or Q <sub>H</sub> '			-20	-100	-20	-100	
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = MAX		33	53	33	53	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>max</sub>			See Note 2	20	35		MHz	
t <sub>PLH</sub>	CLK	Q <sub>A</sub> ' or Q <sub>H</sub> '	R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 pF		22	33	ns	
t <sub>PHL</sub>					26	39		
t <sub>PHL</sub>					27	40		
t <sub>PLH</sub>	CLK	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 665 Ω, C <sub>L</sub> = 45 pF		17	25	ns	
t <sub>PHL</sub>					26	39		
t <sub>PHL</sub>					26	40		
t <sub>PZH</sub>	G1, G2	Q <sub>A</sub> thru Q <sub>H</sub>			13	21	ns	
t <sub>PZL</sub>					19	30		
t <sub>PHZ</sub>					10	20	ns	
t <sub>PLZ</sub>		R <sub>L</sub> = 665 Ω, C <sub>L</sub> = 5 pF		10	15			

<sup>¶</sup>f<sub>max</sub> = maximum clock frequency

t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>PZH</sub> = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

t<sub>PHZ</sub> = output disable time from high level

t<sub>PLZ</sub> = output disable time from low level



NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times.

Load circuits and voltage waveforms are shown in Section 1.

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

## **schematics of inputs and outputs**



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

		SN54S299			SN74S299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	QA thru $Q_H$			-2			-6.5	mA
	QA' or $Q_H'$			-0.5			-0.5	
Low-level output current, $I_{OL}$	QA thru $Q_H$			20			20	mA
	QA' or $Q_H'$			6			6	
Clock frequency, $f_{clock}$		0		50	0		50	MHz
Width of clock pulse, $t_W(\text{clock})$	Clock high	10			10			ns
	Clock low	10			10			
Width of clear pulse, $t_W(\text{clear})$	Clear low	10			10			ns
Setup time, $t_{SU}$	Select	15 $\uparrow$			15 $\uparrow$			ns
	High-level data $^\ddagger$	7 $\uparrow$			7 $\uparrow$			
	Low-level data $^\ddagger$	5 $\uparrow$			5 $\uparrow$			
	Clear inactive-state	10 $\uparrow$			10 $\uparrow$			
Hold time, $t_H$	Select	5 $\uparrow$			5 $\uparrow$			ns
	Data $^\ddagger$	5 $\uparrow$			5 $\uparrow$			
Operating free-air temperature, $T_A$		-55		125	0		70	°C

<sup>†</sup> Data includes the two serial inputs and the eight input/output data lines.

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IH</sub> High-level input voltage			2			V
V <sub>IL</sub> Low-level input voltage				0.8		V
V <sub>IK</sub> Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		-1.2		V
V <sub>OH</sub> High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX	2.4	3.2		V
	Q <sub>A'</sub> or Q <sub>H'</sub>	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX	2.7	3.4		V
V <sub>OL</sub> Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX		0.5		V
I <sub>OZH</sub> Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.4 V		100		μA
I <sub>OZL</sub> Off-state output current, low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.5 V		-250		μA
I <sub>I</sub> Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		mA
I <sub>IH</sub> High-level input current	A thru H, S <sub>0</sub> , S <sub>1</sub>			100		μA
	Any other	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		50		μA
I <sub>IL</sub> Low-level input current	CLK or CLR			-2		mA
	S <sub>0</sub> , S <sub>1</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V		-500		μA
	Any other			-250		μA
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	Q <sub>A</sub> thru Q <sub>H</sub>		-40	-100		mA
	Q <sub>A'</sub> or Q <sub>H'</sub>	V <sub>CC</sub> = MAX	-20	-100		mA
I <sub>CC</sub> Supply current		V <sub>CC</sub> = MAX	140	225		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	50	70		MHz
t <sub>PLH</sub>	CLK	Q <sub>A'</sub> or Q <sub>H'</sub>	R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 15 pF		12	20	
t <sub>PHL</sub>		Q <sub>A</sub> or Q <sub>H</sub>			13	20	ns
t <sub>PHL</sub>		Q <sub>A'</sub> or Q <sub>H'</sub>			14	21	ns
t <sub>PLH</sub>	CLR	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 45 pF		15	21	
t <sub>PHL</sub>		Q <sub>A'</sub> or Q <sub>H'</sub>			15	21	ns
t <sub>PHL</sub>		Q <sub>A</sub> thru Q <sub>H</sub>			16	24	ns
t <sub>PZH</sub>	G <sub>1</sub> , G <sub>2</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 5 pF		10	18	
t <sub>PZL</sub>		Q <sub>A</sub> thru Q <sub>H</sub>			12	18	ns
t <sub>PHZ</sub>		Q <sub>A</sub> thru Q <sub>H</sub>			7	12	
t <sub>PLZ</sub>		Q <sub>A</sub> thru Q <sub>H</sub>			7	12	ns

<sup>¶</sup>f<sub>max</sub> = maximum clock frequency

t<sub>PLH</sub> = Propagation delay time, low-to-high-level output

t<sub>PHL</sub> = Propagation delay time, high-to-low-level output

t<sub>PZH</sub> = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

t<sub>PHZ</sub> = output disable time from high level

t<sub>PLZ</sub> = output disable time from low level

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times.

Load circuits and voltage waveforms are shown in Section 1.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
78024012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	78024012A SNJ54LS 299FK	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
7802401RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401RA SNJ54LS299J	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
7802401RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401RA SNJ54LS299J	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
7802401SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401SA SNJ54LS299W	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
7802401SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401SA SNJ54LS299W	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS299J	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS299J	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN54S299J	OBsolete	CDIP	J	20		TBD	Call TI	Call TI	-55 to 125		
SN54S299J	OBsolete	CDIP	J	20		TBD	Call TI	Call TI	-55 to 125		
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS299	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS299	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS299N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS299N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS299N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS299N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74S299DW	OBsolete	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74S299DW	OBsolete	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74S299DWR	OBsolete	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74S299DWR	OBsolete	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74S299N	OBsolete	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74S299N	OBsolete	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		
SN74S299N3	OBsolete	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		
SN74S299N3	OBsolete	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	78024012A SNJ54LS 299FK	Samples
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	78024012A SNJ54LS 299FK	Samples
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401RA SNJ54LS299J	Samples
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401RA SNJ54LS299J	Samples
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401SA SNJ54LS299W	Samples
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7802401SA SNJ54LS299W	Samples
SNJ54S299FK	OBsolete	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54S299FK	OBsolete	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54S299J	OBsolete	CDIP	J	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54S299J	OBsolete	CDIP	J	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54S299W	OBsolete	CFP	W	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54S299W	OBsolete	CFP	W	20		TBD	Call TI	Call TI	-55 to 125		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54LS299, SN54S299, SN74LS299, SN74S299 :**

- Catalog: [SN74LS299](#), [SN74S299](#)
- Military: [SN54LS299](#), [SN54S299](#)


**NOTE: Qualified Version Definitions:**

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package is hermetically sealed with a ceramic lid using glass frit.  
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.  
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

4040140/D 01/11

## N (R-PDIP-T\*\*)


16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE





NOTES:


- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- Falls within JEDEC MS-013 variation AC.

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE

Example Board Layout  
(Note C)Stencil Openings  
(Note D)

Non Solder Mask Define Pad



4209202-4/F 08/13

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Refer to IPC7351 for alternate board design.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>
	<b>TI E2E Community</b>
	<a href="http://e2e.ti.com">e2e.ti.com</a>