

8-BIT MICROCONTROLLER

Table of Contents-

1.	GENERAL DESCRIPTION	2
2.	FEATURES	2
3.	PIN CONFIGURATIONS	3
4.	PIN DESCRIPTION.....	4
5.	FUNCTIONAL DESCRIPTION	6
5.1	TIMERS 0, 1, AND 2.....	6
5.2	CLOCK.....	6
5.2.1	CRYSTAL OSCILLATOR	6
5.2.2	EXTERNAL CLOCK	6
5.3	POWER MANAGEMENT	6
5.3.1	IDLE MODE.....	6
5.3.2	POWER-DOWN MODE.....	7
5.3.3	RESET	7
6.	ELECTRICAL CHARACTERISTICS.....	8
6.1	ABSOLUTE MAXIMUM RATINGS	8
6.2	D.C. CHARACTERISTICS.....	8
6.3	A.C. CHARACTERISTICS.....	9
6.3.1	CLOCK INPUT WAVEFORM	9
6.3.2	PROGRAM FETCH CYCLE	10
6.3.3	DATA READ CYCLE	10
6.3.4	DATA WRITE CYCLE	11
6.3.5	PORT ACCESS CYCLE.....	11
7.	TIMING waveformS.....	12
7.1	PROGRAM FETCH CYCLE	12
7.2	DATA READ CYCLE	12
7.3	DATA WRITE CYCLE.....	13
7.4	PORT ACCESS CYCLE	13
8.	TYPICAL APPLICATION CIRCUIT.....	14
8.1	USING EXTERNAL PROGRAM MEMORY AND CRYSTAL	14
8.2	EXPANDED EXTERNAL DATA MEMORY AND OSCILLATOR	15
9.	PACKAGE DIMENSIONS	16
9.1	40-PIN DIP	16
9.2	44-PIN PLCC	16
9.3	44-PIN QFP	17
10.	REVISION HISTORY	18

1. GENERAL DESCRIPTION

The W78C032C microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the market. It is compatible with the industry standard 80C32 microcontroller series.

The W78C032C contains four 8-bit bidirectional parallel ports, three 16-bit timer/counters, and a serial port. These peripherals are supported by a six-source, two-level interrupt capability. There are 256 bytes of RAM, and the device supports ROMless operation for application programs.


The W78C032C microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

2. FEATURES


- 8-bit CMOS microcontroller
- Fully static design
- Low standby current at full supply voltage
- DC-40 MHz operation
- 256 bytes of on-chip scratchpad RAM
- ROMless operation
- 64K bytes program memory address space
- 64K bytes data memory address space
- Four 8-bit bidirectional ports
- Three 16-bit timer/counters
- One full duplex serial port
- Boolean processor
- Six-source, two-level interrupt capability
- Built-in power management
- Packages:
 - Lead Free (RoHS) DIP 40: W78C032C40DL
 - Lead Free (RoHS) PLCC 44: W78C032C40PL
 - Lead Free (RoHS) PQFP 44: W78C032C40FL

3. PIN CONFIGURATIONS


40-Pin DIP



44-Pin PLCC



44-Pin QFP



4. PIN DESCRIPTION

P0.0–P0.7

Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

P1.0–P1.7

Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups. Pins P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.

P2.0–P2.7

Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

P3.0–P3.7

Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION
P3.0	RXD Serial Receive Data
P3.1	TXD Serial Transmit Data
P3.2	$\overline{\text{INT0}}$ External Interrupt 0
P3.3	$\overline{\text{INT1}}$ External Interrupt 1
P3.4	T0 Timer 0 Input
P3.5	T1 Timer 1 Input
P3.6	$\overline{\text{WR}}$ Data Write Strobe
P3.7	$\overline{\text{RD}}$ Data Read Strobe

$\overline{\text{EA}}$

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C032C operations.

RST

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.

ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.

$\overline{\text{PSEN}}$

Program Store Enable Output, active low. $\overline{\text{PSEN}}$ enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. $\overline{\text{PSEN}}$ goes to a high state during reset with a weak pull-up.

XTAL1

Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.

XTAL2

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.

Vss, Vcc

Power Supplies. These are the chip ground and positive supplies.

5. FUNCTIONAL DESCRIPTION

The W78C032C architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different instruction and references both a 64K program address space and a 64K data storage space.

5.1 Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C31. Timer 2 is a special feature of the W78C032C: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

5.2 Clock

The W78C032C is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C032C relatively insensitive to duty cycle variations in the clock.

5.2.1 Crystal Oscillator

The W78C032C incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

5.2.2 External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.

5.3 Power Management

5.3.1 Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

5.3.2 Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.

5.3.3 Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C032C is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	VCC-VSS	-0.3	+7.0	V
Input Voltage	V _{IN}	VSS -0.3	VCC +0.3	V
Operating Temperature	T _A	0	70	°C
Storage Temperature	T _{ST}	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

6.2 D.C. Characteristics

VCC-VSS = 5V ±10%, T_A = 25° C, Fosc = 20 MHz unless otherwise specified.

PARAMETER	SYM.	TEST CONDITIONS	SPECIFICATION			UNIT
			MIN.	TYP.	MAX.	
Operating Voltage	VDD	-	4.5	5	5.5	V
Operating Current	IDD	No load VDD = 5.5V	-	-	30	mA
Idle Current	I _{IDLE}	Idle mode VDD = 5.5V	-	-	6	mA
Power Down Current	I _{PWDN}	Power-down mode VDD = 5.5V	-	-	50	μA
Input Current P1, P3	I _{IN1}	VDD = 5.5V V _{IN} = 0V or VDD	-75	-	+10	μA
Input Current RST ^(*)	I _{IN2}	VDD = 5.5V V _{IN} = VDD	-	+184	+350	μA
Input Leakage Current P0 ^(*)	I _{LK}	VDD = 5.5V 0V < V _{IN} < VDD	-10	-	+10	μA
Output Low Voltage P1, P2 ^(*) , P3	V _{OL1}	VDD = 4.5V I _{OL1} = +2 mA	-	-	0.45	V
Output Low Voltage ALE, PSEN, P0 ^(*)	V _{OL2}	VDD = 4.5V I _{OL2} = +4 mA	-	-	0.45	V
Output High Voltage P1, P3	V _{OH1}	VDD = 4.5V I _{OH1} = -100 μA	2.4	-	-	V
Output High Voltage ALE, PSEN, P0 ^(*) , P2 ^(*)	V _{OH2}	VDD = 4.5V I _{OH2} = -400 μA	2.4	-	-	V
Input Low Voltage P1, P3	V _{IL1}	VDD = 4.5V	0	-	0.8	V

DC Characteristics, continued

PARAMETER	SYM.	TEST CONDITIONS	SPECIFICATION			UNIT
			MIN.	TYP.	MAX.	
Input Low Voltage XTAL1, RST ^(*)	V _{IL2}	V _{DD} = 4.5V	0	-	0.8	V
Input High Voltage P1, P3	V _{IH1}	V _{DD} = 5.5V	2.4	-	V _{DD} +0.2	V
Input High Voltage XTAL1, RST ^(*)	V _{IH2}	V _{DD} = 5.5V	3.5	-	V _{DD} +0.2	V


Notes:

1. P0 and P2 are in external access mode.
2. RST pin has an internal pull-down resistor of about 30K Ω .
3. XTAL1 is a CMOS input and RST is a Schmitt trigger input.

6.3 A.C. Characteristics

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.5 micron CMOS process when using 2 and 4 mA output buffers.

6.3.1 Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	FOP	0	-	40	MHz	1
Clock Period	TCP	25	-	-	nS	2
Clock High	TCH	10	-	-	nS	3
Clock Low	TCL	10	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.
2. The TCP specification is used as a reference in other specifications.
3. There are no duty cycle requirements on the XTAL1 input.

6.3.2 Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 TCP-Δ	-	-	nS	4
Address Hold after ALE Low	TAAH	1 TCP-Δ	-	-	nS	1, 4
ALE Low to $\overline{\text{PSEN}}$ Low	TAPL	1 TCP-Δ	-	-	nS	4
$\overline{\text{PSEN}}$ Low to Data Valid	TPDA	-	-	2 TCP	nS	2
Data Hold after $\overline{\text{PSEN}}$ High	TPDH	0	-	1 TCP	nS	3
Data Float after $\overline{\text{PSEN}}$ High	TPDZ	0	-	1 TCP	nS	
ALE Pulse Width	TALW	2 TCP-Δ	2 TCP	-	nS	4
$\overline{\text{PSEN}}$ Pulse Width	TPSW	3 TCP-Δ	3 TCP	-	nS	4

Notes:

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.
2. Memory access time is 3 TCP.
3. Data have been latched internally prior to $\overline{\text{PSEN}}$ going high.
4. "Δ" (due to buffer driving delay and wire loading) is 20 nS.

6.3.3 Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to $\overline{\text{RD}}$ Low	TDAR	3 TCP-Δ	-	3 TCP+Δ	nS	1, 2
$\overline{\text{RD}}$ Low to Data Valid	TDDA	-	-	4 TCP	nS	1
Data Hold after $\overline{\text{RD}}$ High	TDDH	0	-	2 TCP	nS	
Data Float after $\overline{\text{RD}}$ High	TDDZ	0	-	2 TCP	nS	
$\overline{\text{RD}}$ Pulse Width	TDRD	6 TCP-Δ	6 TCP	-	nS	2

Notes:

1. Data memory access time is 8 TCP.
2. "Δ" (due to buffer driving delay and wire loading) is 20 nS.

6.3.4 Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to $\overline{\text{WR}}$ Low	T_{DAW}	$3 T_{\text{CP}} - \Delta$	-	$3 T_{\text{CP}} + \Delta$	nS
Data Valid to $\overline{\text{WR}}$ Low	T_{DAD}	$1 T_{\text{CP}} - \Delta$	-	-	nS
Data Hold from $\overline{\text{WR}}$ High	T_{DWD}	$1 T_{\text{CP}} - \Delta$	-	-	nS
$\overline{\text{WR}}$ Pulse Width	T_{DWR}	$6 T_{\text{CP}} - \Delta$	$6 T_{\text{CP}}$	-	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.


6.3.5 Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	T_{PDS}	$1 T_{\text{CP}}$	-	-	nS
Port Input Hold from ALE Low	T_{PDH}	0	-	-	nS
Port Output to ALE	T_{PDA}	$1 T_{\text{CP}}$	-	-	nS


Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

7. TIMING WAVEFORMS


7.1 Program Fetch Cycle



7.2 Data Read Cycle



7.3 Data Write Cycle





8.2 Expanded External Data Memory and Oscillator






Figure B

9. PACKAGE DIMENSIONS

9.1 40-pin DIP




9.2 44-pin PLCC





Package Dimensions, continued

9.3 44-pin QFP



10. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A2	July 1999	-	Initial Issued
A3	June, 2004	2	Revise part number in the item of packages
A4	April 19, 2005	17	Add Important Notice
A5	June 7, 2005	2	Add Lead Free (RoHS) parts
A6	December 4, 2006		Remove block diagram
		2	Remove all Leaded package parts

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.