SDLS172 OCTOBER 1976 - REVISED MARCH 1988

- Three-State, 4 Bit, Cascadable, Parallei-In, Parallei-Out Registers
- 'LS395A Offers Three Times the Sink-Current Capability of 'LS395
- Low Power Dissipation . . . 75 mW Typical (Enabled)
- Applications:

N-Bit Serial-To-Parallel Converter N-Bit Parallel-To-Serial Converter

N-Bit Storage Register


description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), load shift (LD/ \overline{SH}), output control (\overline{OC}) and direct overriding clear (\overline{CLR}) inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at Qp' is still available for cascading.


logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN54LS395A . . . J OR W PACKAGE SN74LS395A . . . D OR N PACKAGE (TOP VIEW)




SN54LS395A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



FUNCTION TABLE

	INPUTS							3-81	ATE	CASCADE		
CLR	LD/SH	CLK	SER	PARALLEL				_	_	OUTPUT		
CLA	LD/SH	CLK	SEH	Α	8	С	D	QΑ	σB	чc	αD	α _D ′
L	×	×	×	Х	Х	Х	Х	L	L	L	L	L
Н	Н	[н	×	×	X	×	х	QAO	α _{B0}	q_{C0}	α_{D0}	σ _{D0}
н	н	ı	×	а	ь		d	a	ь	С	d	d
н	L	н	×	X	х	Х	х	QAO	QB0	aco	Q _{D0}	α_{D0}
н	L	J.	н				Χ.				\mathbf{q}_{Cn}	
Н	L	1	L	х	Х	Х	X	L	α_{An}	α_{Bn}	Q _{Cn}	a_{Cn}

When the output control is high, the 3-state outputs are disabled to the high-impedance state; however, sequential operation of the registers and the output at Q_D' are not affected.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)												7 V
Input voltage												7 V
Operating free-air temperature range: SN54LS395A										-55°	C to	125°C
SN74LS395A				-						. 0	°C t	o 70°C
Storage temperature range	 _									-65°	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		Sh	154LS39	95A	SN			
· · · · · · · · · · · · · · · · · · ·		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	Q _A , Q _B , Q _C , Q _D			-1			-2.6	mA
	aD,			-400			MAX 5 5.25 -2.6 -400 24 8 30	μА
Low-level output current, IOI	QA, QB, QC, QD			12			M MAX 5 5.25 -2.6 -400 24 8 30	mΑ
Eow level output current, 10C	₫ _D '			4	_	,		mA
Clock frequency, f _{clock}	· · · · · · · · · · · · · · · · · · ·	0		30	0		30	MHz
Width of clock pulse, tw(clock)		16			16			nş
Setup time, high-level or low-level data, t _{su}	LD/SH	40			40			
Setup time, mightered of fow-level data, t _{SU}	All other inputs	20			20		MAX 5.25 -2.6 -400 24 8 30	ns
Hold time, high-level or low-level data, th		10		**	10			ns
Operating free-air temperature, TA		-55	*****	125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		750	TEST CONDITIONS [†]				95A	SI	1		
	PARAMETER	I E2	1 CONDITION	IS'	MIN TYP‡ MA					MAX	UNIT
VIH	High-level input voltage				2			2			٧
V _{IL}	Low-level input voltage						0.7			8,0	V
VIK	Input clamp voltage	VCC = MIN,	Ij = -18 mA				-1.5			-1,5	٧
∨он	High-level output voltage	VCC = MIN,	V _{IH} = 2 V,	QA, QB, QC, QD	2.4	3.4		2.4	3.1		V
•		V _I L≂V _I Lmax,	IOH = MAX	OD'	2.5	3.4		2.7	3.4	0.8 -1.5 0.4 0.5 0.4 0.5 20 -20 0.1 20 -0.4 -130 -100 34	V
		Man - MIN	Ωд, Qв,	IOL = 12 mA		0.25	0.4		0.25	25 0.4]
M = .	Low-level output voltage	$V_{CC} = MIN, V_{IL} = V_{IL} max, V_{IL} = V_{IL$			0.35	0.5] `				
VOL.	COM-level on that Acutalia	V _{IH} = 2 V	α _{D′}	IOL = 4 mA		0.25	0.4		0.25	0.4	v
		VIH - 2 V	ω _D	IOL = 8 mA					0.35	0.5	L
1	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,	QA, QB,			20			70	μА
OZH	high-level voltage applied	Vo = 2.7 V		ac, a _D							
lozi	Off-state output current,	VCC = MAX,	V _{IH} = 2 V,	QA, QB,			-20				μA
IOZL	low-level voltage applied	Vo = 0.4 V		ac, ap							
I _I	input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
hн	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μА
ΉL	Low-level input current	VCC = MAX,	VI = 0.4 V	·			-0.4			-0.4	mA
los	Short-circuit output current§	Q _A , Q _B	Q _A , Q _B , Q _C , Q _D	-30		-130	-30		-130	mA	
	·	_		QD'	-20		-100	-20		-100	mA
	D)/ ## 6 V	Con Nace 2	Condition A		22	34		22 3	34	^
ICC	Supply current	VCC = MAX,	See Note 2	Condition B		21	31		21	31	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.
- B. Output control and clock input grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	Can blass 2	30	45		MHz
tPHL	Propagation delay time, high-to-low-level output from clear	See Note 3, Q _A , Q _B , Q _C , Q _D outputs: R _L = 667 Ω, C _L = 45 pF Q _D ' output: R _L = 2 kΩ, C _L = 15 pF		22	35	กร
tPLH	Propagation delay time, low-to-high-level output			15	30	ns
tPHL.	Propagation delay time, high-to-low-level output			20	30	ns
†PZH	Output enable time to high level	- '		15	25	ns
tPZL	Output enable time to low level	n[+2 kas, C[= 15 pr		17	25	ns
^t PHZ	Output disable time from high level	C _L = 5 pF,		11	17	ns
^t PLZ	Output disable time from low level	See Note 3		12	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated