

Low Cost, Laser Trimmed, Precision IC Op Amp

AD517


FEATURES

Low Input Bias Current: 1nA max (AD517L) Low Input Offset Current: 0.25nA max (AD517L) Low Vos: 50µV max (AD517L), 150µV max (AD517J)

Low VOS Drift: 1.3µV/°C (AD517L)

Internal Compensation
MIL-Standard Parts Available
8-Pin TO-99 Hermetic Metal Can
Available in Chip Form

PIN CONFIGURATION



PRODUCT DESCRIPTION

The AD517 is a high accuracy monolithic op amp featuring extremely low offset voltages and input currents. Analog Devices' thermally-balanced layout and superior IC processing combine to produce a truly precision device at low cost.

The AD517 is laser trimmed at the wafer level (LWT) to produce offset voltages less than $50\mu V$ and offset voltage drifts less than $1.3\mu V/C$ unnulled. Superbeta input transistors provide extremely low input bias currents of 1nA max and offset currents as low as 0.25nA max. While these figures are comparable to presently available BIFET amplifiers at room temperature, the AD517 input currents decrease, rather than increase, at elevated temperatures. Open-loop gain in many IC amplifiers is degraded under loaded conditions due to thermal gradients on the chip. However, the AD517 layout is balanced along a thermal axis, maintaining open-loop gain in excess of 1,000,000 for a wide range of load resistances.

The input stage of the AD517 is fully protected, allowing differential input voltages of up to $\pm V_S$ without degradation of gain or bias current due to reverse breakdown. The output stage is short-circuit protected and is capable of driving a load capacitance up to 1000pF.

The AD517 is well suited to applications requiring high precision and excellent long-term stability at low cost, such as stable references, followers, bridge instruments and analog computation circuits.

The circuit is packaged in a hermetically sealed TO-99 metal can, and is available in three performance versions (J, K, and L) specified over the commercial 0 to $+70^{\circ}$ C range; and one version (AD517S) specified over the extended temperature range, -55° C to $+125^{\circ}$ C.

PRODUCT HIGHLIGHTS

- 1. Offset voltage is 100% tested and guaranteed on all models.
- The AD517 exhibits extremely low input bias currents without sacrificing CMRR (over 100dB) or offset voltage stability.
- The AD517 inputs are protected (to ±V_S), preventing offset voltage and bias current degradation due to reverse breakdown of the input transistors.
- Internal compensation is provided, eliminating the need for additional components (often required by high accuracy IC op amps).
- The AD517 can directly replace 725, 108, and AD510 amplifiers. In addition, it can replace 741-type amplifiers if the offset-nulling potentiometer is removed.
- Thermally-balanced layout insures high open-loop gain independent of thermal gradients induced by output loading, offset nulling, and power supply variations.
- 7. Chips are available.

AD517 — SPECIFICATIONS (@ +25°C and $v_s = \pm 15$ V dc)

Model	AD517J			AÐ517K			AD517L			AD517S			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
OPEN LOOP GAIN													
$V_{\Omega} = \pm 10V, R_{L} \ge 2k\Omega$	106			106			106			104			V/V
T_{min} to T_{max} , $R_L = 2k\Omega$	500,000)		500,000)		500,000)		250,000)		V/V
OUTPUT CHARACTERISTICS	_												
Voltage @ $R_L = 2k\Omega$, T_{min} to T_{max}	±10			±10			±10		l	±10			V
Load Capacitance	1*	1000			1000			1000			1000		pF
Output Current	10	1000		10			10			10			mA.
Short Circuit Current	"	25			25			25			25		mA
	+												
FREQUENCY RESPONSE		250			250			250			250		kHz
Unity Gain Small Signal		1.5		ŀ	1.5		İ	1.5			1.5		kHz
Full Power Response	1			i .	0.10			0.10			0.10		V/us
Slew Rate, Unity Gain		0.10		 	0.10		 	0.10					
INPUT OFFSET VOLTAGE									50			75	μV
Initial Offset	i i		150			75						1.8	μV/°C
Input Offset vs. Temp.	1		3.0			1.8			1.3			10	μV/V
Input Offset vs. Supply	1		25	1		10			10			20	μV/V
T _{min} to T _{max}			40			15			15			20	μν/ν
INPUT BIAS CURRENT										1			١.
Initial			5			2			1.0	l		2.0	nA.
T _{min} to T _{max}	1		8	ļ		3.5			1.5			10	nA.
vs. Temp, T _{min} to T _{max}			± 20	1		± 10			±4			± 10	pA/°C
INPUT OFFSET CURRENT	 												
Initial			1.0			0.75			0.25	l		2.0	nA.
T _{min} to T _{max}			1.5			1.25			0.4	l		10	n.A
			1.5	-			 			 			
INPUT IMPEDANCE					20 1.5		İ	20 1.5			20 1.5		МΩір
Differential		15 1.5			20 1.3 2.0 × 10			2.0×1	œ	1	2.0×10	or	Ω
Common Mode		2.0×1	0'	<u> </u>	2.0 × 10			2.0 × 1					
INPUT VOLTAGE RANGE	1			ı			l				±Vs		Ιv
Differential		$\pm V_S$		1	± Vs		١	± V _S		110	± vs		ďВ
Common Mode Rejection	94			110			110			110			u
Common Mode Rejection	i			ŀ									dВ
T _{min} to T _{max}	94			110			100			100			шь
INPUT NOISE													۱
Voltage, 0. 1Hz to 10Hz	-	2			2			2		1	2		μV p-1
f = 10Hz	1	35			35			35		1	35		nV/√
f = 100Hz	1	25			25			25		l	25		nV/√
f = 1kHz	1	20			20			20		l	20		nV/√
Current, f = 10kHz		0.05		1	0.05			0.05		l	0.05		pA/√
f = 100Hz		0.03			0.03			0.03		1	0.03		pA/√
f=1kHz		0.03			0.03		1	0.03		1	0.03		pA/√
POWER SUPPLY				T									i
Rated Performance		± 15		1	± 15			± 15		1	±15		v
Operating	±5	,	± 18	± 5		± 18	± 5		± 18	±5		± 18	v
Quiescent Current	-'		4			3	1		3			3	mA.
				+			+			-			
TEMPERATURE RANGE	١.		+ 70			+ 70	0		+ 70	- 55		+ 125	℃
Operating, Rated Performance	0			-65		+ 150	-65		+ 150	-65		+ 150	l °c
Storage	-65		+ 150	-65		+ 130	- 03		1 150	 "			
PACKAGE OPTION1								4 P. * * * *	,,		AD517S	u	1
TO-99 Style (H-08B)	1	AD517J	H	1	AD517K	.H	1	AD517L	.n		VD31/9		1
J and S Grade Chips				1			1						l
Also Available													


NOTES
For outline information see Package Information section.
Specifications subject to change without notice.

Specifications subject to change without notes.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.


CHIP DIMENSIONS AND BONDING DIAGRAM

Contact factory for latest dimensions. Dimensions shown in inches and (mm).




THE AD517 IS AVAILABLE IN LASER-TRIMMED CHIP FORM.


AD517—Typical Performance Curves




Small-Signal Gain vs. Frequency




Input Bias Current vs. Temperature




CMRR vs. Frequency




Open-Loop Gain vs. Load Resistance




Untrimmed Offset Voltage vs. Temperature




PSRR vs. Frequency






Maximum Undistorted Output vs. Frequency (Distortion \leq 1%)


Output Voltage vs. Load Resistance






Input Current vs. Differential Input Voltage

Warm-Up Offset Voltage Drift





Total Input Noise Voltage vs. Frequency

Low Frequency Voltage Noise (0.1 to 10Hz)

AD517 — Applications

NULLING THE AD517

The internally-trimmed offset voltage of the AD517 will be low enough for most circuits without further nulling. However, in high precision applications, the AD517 may be nulled using either of the following methods:

Figure 1A shows a simple circuit using a $10k\Omega$, ten-turn potentiometer. This circuit allows nulling to within several microvolts.

The circuit of Figure 1B is recommended in applications where nulling to within $1\mu V$ is desired. This circuit has the advantage that potentiometer instability effects are reduced by a factor of ten. Values of R_1' and R_2' are calculated as follows:

- Null the offset to zero using a standard 10k pot, as shown in Figure 1A.
- 2. Measure pot halves R1 and R2.
- 3. Calculate:

$$R_{1}' = \frac{R_{1} \times 50k\Omega}{50k\Omega - R_{1}}$$
 $R_{2}' = \frac{R_{2} \times 50k\Omega}{50k\Omega - R_{2}}$

- Replace the pot with R₁ and R₂ using the closest value 1% metal film resistors.
- 5. Use a 100k, ten-turn pot for R_p to complete the nulling.




Figure 1. Nulling Circuits

AN INSTRUMENT INPUT AMPLIFIER USING THE AD517L

The circuit shown in Figure 2 represents a typical input stage for laboratory instruments and panel meters. The amplifier is non-inverting and offers selectable gains from 1 to 1000 in decade steps.

Input impedance of this amplifier is 10 megohms, determined by resistor R_1 . The offset nulling network comprised of R_3 , R_4 and R_5 is the same one described earlier. If a less precise adjustment can be tolerated, a single 10k potentiometer can be substituted for R_3 , R_4 and R_5 .




Figure 2. Stable Instrument Input Amplifier

Gain switching is accomplished in the feedback network. The divider consisting of R_{10} , R_{11} , R_{12} and R_{13} determines the gain by dividing the output and returning it to the inverting input of the amplifier. The ratio tolerances of these resistors uniquely determine the gain of the amplifier. The impedance seen by the inverting input is held constant at 10k ohms by R_6 , R_7 R_8 or R_9 depending on the gain selected. Since input bias currents flow through equal resistances, the offset voltages produced will cancel each other. The input offset currents will produce an insignificant offset voltage on the order of 1 microvolt. If this offset is nulled out at the highest gain selected, it will be nulled on all ranges.

The AD517 offers excellent temperature stability in this circuit. Once the offset has been zeroed, the error produced by offset current drift will remain quite low due to the extremely low offset current drift of the AD517. A FET-input op amp would not work well in this application, since the input offset currents would double for each 10°C increase in temperature, soon exceeding the input offset currents of the AD517.