

FEATURES

32K x 8 MRAM

- 3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- Native non-volatility
- Unlimited read & write endurance
- Data always non-volatile for >20-years at temperature
- Commercial and industrial temperatures
- **RoHS-Compliant** TSOP2, BGA and SOIC packages

BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in system for simpler, more efficient design
- Improves reliability by replacing battery-backed SRAM

INTRODUCTION

The **MR256A08B** is a 262,144-bit magnetoresistive random access memory (MRAM) device organized as 32,768 words of 8 bits. The MR256A08B offers SRAM compatible 35ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR256A08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR256A08B** is available in a small footprint 400-mil, 44-lead plastic small-outline TSOP type-2 package, an 8 mm x 8 mm, 48-pin ball grid array (BGA) package or a 32-lead SOIC package. All package footprints are compatible with similar low-power SRAM products and other non-volatile RAM products.

The **MR256A08B** provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C) and industrial temperature (-40 to +85 °C) range options.

CONTENTS

1. DEVICE PIN ASSIGNMENT.....	2
2. ELECTRICAL SPECIFICATIONS.....	4
3. TIMING SPECIFICATIONS.....	7
4. ORDERING INFORMATION.....	11
5. MECHANICAL DRAWING.....	12
6. REVISION HISTORY.....	15
How to Reach Us.....	15



✓RoHS

1. DEVICE PIN ASSIGNMENT

Figure 1.1 Block Diagram




Table 1.1 Pin Functions

Signal Name	Function
A	Address Input
\overline{E}	Chip Enable
\overline{W}	Write Enable
\overline{G}	Output Enable
DQ	Data I/O
V_{DD}	Power Supply
V_{SS}	Ground
DC	Do Not Connect
NC	No Connection - Pin 2, 40, 41, 43 (TSOPII); Ball D3, G2, H1, H6, (BGA) Reserved For Future Expansion

Figure 1.2 Pin Diagrams for Available Packages (Top View)




Table 1.2 Operating Modes

\overline{E}^1	\overline{G}^1	\overline{W}^1	Mode	V_{DD} Current	DQ[7:0] ²
H	X	X	Not selected	I_{SB1}, I_{SB2}	Hi-Z
L	H	H	Output disabled	I_{DDR}	Hi-Z
L	L	H	Byte Read	I_{DDR}	D_{Out}
L	X	L	Byte Write	I_{DDW}	D_{in}

¹ H = high, L = low, X = don't care

² Hi-Z = high impedance

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings¹

Parameter	Symbol	Value	Unit
Supply voltage ²	V_{DD}	-0.5 to 4.0	V
Voltage on an pin ²	V_{IN}	-0.5 to $V_{DD} + 0.5$	V
Output current per pin	I_{OUT}	± 20	mA
Package power dissipation ³	P_D	0.600	W
Temperature under bias MR256A08B (Commercial) MR256A08BC (Industrial)	T_{BIAS}	-10 to 85 -45 to 95	°C
Storage Temperature	T_{stg}	-55 to 150	°C
Lead temperature during solder (3 minute max)	T_{Lead}	260	°C
Maximum magnetic field during write MR256A08B (All Temperatures)	H_{max_write}	2000	A/m
Maximum magnetic field during read or standby	H_{max_read}	8000	A/m

¹ Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

² All voltages are referenced to V_{SS} .

³ Power dissipation capability depends on package characteristics and use environment.

Table 2.2 Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage	V _{DD}	3.0 ¹	3.3	3.6	V
Write inhibit voltage	V _{WI}	2.5	2.7	3.0 ¹	V
Input high voltage	V _{IH}	2.2	-	V _{DD} + 0.3 ²	V
Input low voltage	V _{IL}	-0.5 ³	-	0.8	V
Temperature under bias MR256A08B (Commercial) MR256A08BC (Industrial)	T _A	0 -40		70 85	°C

¹ There is a 2 ms startup time once V_{DD} exceeds $V_{DD}(\text{min})$. See **Power Up and Power Down Sequencing** below.

² $V_{IH}(\text{max}) = V_{DD} + 0.3 V_{DC}$; $V_{IH}(\text{max}) = V_{DD} + 2.0 V_{AC}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.³ $V_{\text{LL}}(\text{min}) = -0.5 V_{\text{DC}}; V_{\text{LL}}(\text{min}) = -2.0 V_{\text{AC}}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds $V_{DD}(\min)$, there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to $V_{DD} - 0.2\text{ V}$ or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \overline{E} and \overline{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above $V_{DD}(\text{min})$.

Figure 2.1 Power Up and Power Down Diagram




Table 2.3 DC Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	$I_{\text{Ikg(I)}}$	-	-	± 1	μA
Output leakage current	$I_{\text{Ikg(O)}}$	-	-	± 1	μA
Output low voltage ($I_{\text{OL}} = +4 \text{ mA}$) ($I_{\text{OL}} = +100 \mu\text{A}$)	V_{OL}	-	-	0.4 $V_{\text{SS}} + 0.2$	V
Output high voltage ($I_{\text{OL}} = -4 \text{ mA}$) ($I_{\text{OL}} = -100 \mu\text{A}$)	V_{OH}	2.4 $V_{\text{DD}} - 0.2$	-	-	V

Table 2.4 Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes ¹ ($I_{\text{OUT}} = 0 \text{ mA}$, $V_{\text{DD}} = \text{max}$)	I_{DDR}	25	30	mA
AC active supply current - write modes ¹ ($V_{\text{DD}} = \text{max}$)	I_{DDW}	55	65	mA
AC standby current ($V_{\text{DD}} = \text{max}$, $\bar{E} = V_{\text{IH}}$) <i>no other restrictions on other inputs</i>	I_{SB1}	6	7	mA
CMOS standby current ($E \geq V_{\text{DD}} - 0.2 \text{ V}$ and $V_{\text{In}} \leq V_{\text{SS}} + 0.2 \text{ V}$ or $\geq V_{\text{DD}} - 0.2 \text{ V}$) ($\bar{V}_{\text{DD}} = \text{max}$, $f = 0 \text{ MHz}$)	I_{SB2}	5	6	mA

¹ All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. TIMING SPECIFICATIONS

Table 3.1 Capacitance¹

Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C_{In}	-	6	pF
Control input capacitance	C_{In}	-	6	pF
Input/Output capacitance	$C_{I/O}$	-	8	pF

¹ $f = 1.0 \text{ MHz}$, $dV = 3.0 \text{ V}$, $T_A = 25 \text{ }^\circ\text{C}$, periodically sampled rather than 100% tested.

Table 3.2 AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 3.1	
Output load for all other timing parameters	See Figure 3.2	

Figure 3.1 Output Load Test Low and High





Figure 3.2 Output Load Test All Others



Read Mode

Table 3.3 Read Cycle Timing¹

Parameter	Symbol	Min	Max	Unit
Read cycle time	t_{AVAV}	35	-	ns
Address access time	t_{AVQV}	-	35	ns
Enable access time ²	t_{ELQV}	-	35	ns
Output enable access time	t_{GLQV}	-	15	ns
Output hold from address change	t_{AXQX}	3	-	ns
Enable low to output active ³	t_{ELQX}	3	-	ns
Output enable low to output active ³	t_{GLQX}	0	-	ns
Enable high to output Hi-Z ³	t_{EHQZ}	0	15	ns
Output enable high to output Hi-Z ³	t_{GHQZ}	0	10	ns

¹ \overline{W} is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

² Addresses valid before or at the same time \overline{E} goes low.

³ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.

Figure 3.3A Read Cycle 1




Figure 3.3B Read Cycle 2




Table 3.4 Write Cycle Timing 1 (\overline{W} Controlled)¹

Parameter	Symbol	Min	Max	Unit
Write cycle time ²	t_{AVAV}	35	-	ns
Address set-up time	t_{AVWL}	0	-	ns
Address valid to end of write (\overline{G} high)	t_{AVWH}	18	-	ns
Address valid to end of write (\overline{G} low)	t_{AVWH}	20	-	ns
Write pulse width (\overline{G} high)	t_{WLWH} t_{WLEH}	15	-	ns
Write pulse width (\overline{G} low)	t_{WLWH} t_{WLEH}	15	-	ns
Data valid to end of write	t_{DVWH}	10	-	ns
Data hold time	t_{WHDH}	0	-	ns
Write low to data Hi-Z ³	t_{WLQZ}	0	12	ns
Write high to output active ³	t_{WHQX}	3	-	ns
Write recovery time	t_{WHAX}	12	-	ns

¹ All writes occur during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperature, $t_{WLQZ}(\text{max}) < t_{WHQX}(\text{min})$


Figure 3.4 Write Cycle Timing 1 (\overline{W} Controlled)


Table 3.5 Write Cycle Timing 2 (\bar{E} Controlled)¹

Parameter	Symbol	Min	Max	Unit
Write cycle time ²	t_{AVAV}	35	-	ns
Address set-up time	$t_{A\overline{V}EL}$	0	-	ns
Address valid to end of write (\overline{G} high)	$t_{A\overline{V}EH}$	18	-	ns
Address valid to end of write (\overline{G} low)	$t_{A\overline{V}EH}$	20	-	ns
Enable to end of write (\overline{G} high)	$t_{E\overline{L}EH}$ $t_{E\overline{L}WH}$	15	-	ns
Enable to end of write (\overline{G} low) ³	$t_{E\overline{L}EH}$ $t_{E\overline{L}WH}$	15	-	ns
Data valid to end of write	$t_{D\overline{V}EH}$	10	-	ns
Data hold time	$t_{E\overline{H}DX}$	0	-	ns
Write recovery time	$t_{E\overline{H}AX}$	12	-	ns

¹ All writes occur during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \bar{W} goes low, the output will remain in a high impedance state. After \bar{W} or \bar{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ If \bar{E} goes low at the same time or after \bar{W} goes low, the output will remain in a high-impedance state. If \bar{E} goes high at the same time or before \bar{W} goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 (\bar{E} Controlled)

4. ORDERING INFORMATION

Figure 4.1 Part Numbering System





Table 4.1 Available Parts

Part Number	Description	Package	Ship Pack	Temp Rating
MR256A08BYS35	3.3 V 32Kx8 MRAM Commercial	44-TSOP	Tray	0 to +70 °C
MR256A08BCYS35	3.3 V 32Kx8 MRAM Industrial	44-TSOP	Tray	-40 to +85 °C
MR256A08BYS35R	3.3 V 32Kx8 MRAM Commercial	44-TSOP	Tape and Reel	0 to +70 °C
MR256A08BCYS35R	3.3 V 32Kx8 MRAM Industrial	44-TSOP	Tape and Reel	-40 to +85 °C
MR256A08BMA35	3.3 V 32Kx8 MRAM Commercial	48-BGA	Tray	0 to +70 °C
MR256A08BCMA35	3.3 V 32Kx8 MRAM Industrial	48-BGA	Tray	-40 to +85 °C
MR256A08BMA35R	3.3 V 32Kx8 MRAM Commercial	48-BGA	Tape and Reel	0 to +70 °C
MR256A08BCMA35R	3.3 V 32Kx8 MRAM Industrial	48-BGA	Tape and Reel	-40 to +85 °C
MR256A08BSO35	3.3 V 32Kx8 MRAM Commercial	32-SOIC	Tray	0 to +70 °C
MR256A08BCSO35 ¹	3.3 V 32Kx8 MRAM Industrial	32-SOIC	Tray	-40 to +85 °C

¹ Preliminary Product: This product is classified as Preliminary until the completion of all qualification tests. The specifications in this data sheet are intended to be final but are subject to change. Please check the Everspin web site www.everspin.com for the latest information on product status.

5. MECHANICAL DRAWING


Figure 5.1 TSOP2



Print Version Not To Scale


1. Dimensions and tolerances per ASME Y14.5M - 1994.
2. Dimensions in Millimeters.
3. Dimensions do not include mold protrusion.
4. Dimension does not include DAM bar protrusions.
DAM Bar protrusion shall not cause the lead width to exceed 0.58.

Figure 5.2 FBGA

**Print Version Not To Scale**

1. Dimensions in Millimeters.
2. Dimensions and tolerances per ASME Y14.5M - 1994.
3. Maximum solder ball diameter measured parallel to DATUM A
4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.

Figure 5.3 SOIC



Unit	A	B	C	D	E	F	G	H	I	J	K
mm - Min	20.574	1.00	0.355	0.66	0.101	2.286	Radius	0.533	0.152	7.416	10.287
- Max	20.878	1.50	0.508	0.81	0.254	2.540	0.101	1.041	0.304	7.594	10.642
inch - Min	0.810	0.04	0.14	0.026	0.004	0.09	Radius	0.021	0.006	0.292	0.405
- Max	0.822	0.06	0.02	0.032	0.010	0.10	0.0040	0.041	0.012	0.299	0.419

6. REVISION HISTORY

Revision	Date	Description of Change
0	Sept 12, 2008	Initial Advance Information Release
1	Mar 25, 2009	Add Industrial and Automotive Temperature Options
2	August 16, 2011	Removed Automotive temperature options. Included SOIC package. Revised formatting
3	October 28, 2011	Changed TSOP-II to TSOP2. Changed logo to new EST Logo. Revisions to Available Parts, Table 4.1: Added Industrial Temp Grade option in SOIC package. Deleted Tape & Reel pack option for all SOIC packaged parts.
4	Dec 16, 2011	Figure 2.1 cosmetic update. Figure 5.2 BGA package outline drawing revised for package ball size.

How to Reach Us:

Home Page:
www.everspin.com

E-Mail:

support@everspin.com
orders@everspin.com
sales@everspin.com

USA/Asia/Pacific

Everspin Technologies
1347 N. Alma School Road, Suite 220
Chandler, Arizona 85224
+1-877-347-MRAM (6726)
+1-480-347-1111

Europe, Middle East and Africa

support.europe@everspin.com

Asia Pacific

support.asia@everspin.com

Japan

support.japan@everspin.com

File Name:

MR256A08B_Datasheet_EST355_Rev4.pdf

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

©Everspin Technologies, Inc. 2011



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Everspin Technologies:

[MR256A08BCMA35](#) [MR256A08BCMA35R](#) [MR256A08BCYS35](#) [MR256A08BCYS35R](#) [MR256A08BMA35](#)
[MR256A08BMA35R](#) [MR256A08BSO35](#) [MR256A08BSO35R](#) [MR256A08BYS35](#) [MR256A08BYS35R](#)
[MR256A08BCSO35](#) [MR256A08BCSO35R](#)