


Data Sheet May 21, 2013 FN2845.12

# 100MHz Current Feedback Video Amplifier With Disable

The HA-5020 is a wide bandwidth, high slew rate amplifier optimized for video applications and gains between 1 and 10. Manufactured on Intersil's Reduced Feature Complementary Bipolar DI process, this amplifier uses current mode feedback to maintain higher bandwidth at a given gain than conventional voltage feedback amplifiers. Since it is a closed loop device, the HA-5020 offers better gain accuracy and lower distortion than open loop buffers.

The HA-5020 features low differential gain and phase and will drive two double terminated  $75\Omega$  coax cables to video levels with low distortion. Adding a gain flatness performance of 0.1dB makes this amplifier ideal for demanding video applications. The bandwidth and slew rate of the HA-5020 are relatively independent of closed loop gain. The 100MHz unity gain bandwidth only decreases to 60MHz at a gain of 10. The HA-5020 used in place of a conventional op amp will yield a significant improvement in the speed power product. To further reduce power, HA-5020 has a disable function which significantly reduces supply current, while forcing the output to a true high impedance state. This allows the outputs of multiple amplifiers to be wire-OR'd into multiplexer configurations. The device also includes output short circuit protection and output offset voltage adjustment. For multi channel versions of the HA-5020 see the HA5022 dual with disable, HA5023 dual, HA5013 triple and HA5024 quad with disable op amp data sheets.

#### **Pinout**



#### **Features**

Wide Unity Gain Bandwidth
• Slew Rate
Output Current
• Drives 3.5V into $75\Omega$
Differential Gain
Differential Phase
• Low Input Voltage Noise 4.5nV/ $\sqrt{\text{Hz}}$
Low Supply Current
Wide Supply Range ±5V to ±15V
Output Enchla/Dischla

- Output Enable/Disable
- High Performance Replacement for EL2020
- Pb-Free (RoHS Compliant)

#### **Applications**

- · Unity Gain Video/Wideband Buffer
- Video Gain Block
- · Video Distribution Amp/Coax Cable Driver
- Flash A/D Driver
- Waveform Generator Output Driver
- Current to Voltage Converter; D/A Output Buffer
- Radar Systems
- Imaging Systems

### **Ordering Information**

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE (PB-free	PKG. DWG. #
HA3-5020-5Z (Note 2)	HA3- 5020-5Z	0 to +75	8 Ld PDIP	E8.3
HA9P5020-5Z (Note 2)	50205Z	0 to +75	8 Ld SOIC	M8.15
HA9P5020-5ZX96 (Note 1)	50205Z	0 to +75	8 Ld SOIC (Tape and Reel)	M8.15

#### NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
  tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
  Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD020.

2 intersil FN2845.12 May 21, 2013

#### **Absolute Maximum Ratings** (Note 3)

Voltage Between V+ and V- Terminals	36V
DC Input Voltage	PLY
Differential Input Voltage	10V
Output Current Short Circuit Prote	ected

#### **Operating Conditions**

Temperature	Range	0°C to +75°C
remperature	Hange	0 0 10 +/5 0

#### **Thermal Information**

Thermal Resistance (Typical, Note 4)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
PDIP Package*	120	N/A
SOIC Package	165	N/A
Maximum Junction Temperature (Plastic Pa	ckages, Note	3) +150°C
Maximum Storage Temperature Range .	65°	°C to +150°C
*Pb-free PDIPs can be used for through h	nole wave so	der process-
ing only. They are not intended for use in	Reflow solde	er processing
applications		
Dh Eroo Doflow Profile		oo link holow

http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 3. Maximum power dissipation, including output load, must be designed to maintain junction temperature below +150°C for plastic packages.
- 4. θ<sub>JA</sub> is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

#### $V_{SUPPLY}=\pm 15 V,\, R_F=1 k\Omega,\, A_V=+1,\, R_L=400\Omega,\, C_L\leq 10 pF,$ **Electrical Specifications** Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS						
Input Offset Voltage (Notes 6, 17)		25	-	2	8	mV
		Full	-	-	10	mV
Average Input Offset Voltage Drift		Full	-	10	-	μV/°C
V <sub>IO</sub> Common Mode Rejection Ratio (Note 17)	$V_{CM} = \pm 10V$	25	60	-	-	dB
		Full	50	-	-	dB
V <sub>IO</sub> Power Supply Rejection Ratio (Note 17)	$\pm 4.5 \text{V} \le \text{V}_{\text{S}} \le \pm 18 \text{V}$	25	64	-	-	dB
		Full	60	-	-	dB
Non-Inverting Input (+IN) Current (Note 17)		25	-	3	8	μΑ
		Full	-	-	20	μΑ
+IN Common Mode Rejection	V <sub>CM</sub> = ±10V	25	-	-	0.1	μA/V
		Full	-	-	0.5	μA/V
+IN Power Supply Rejection	±4.5V ≤ V <sub>S</sub> ≤ ±18V	25	-	-	0.06	μA/V
		Full	-	-	0.2	μA/V
Inverting Input (-IN) Current (Note 17)		25	-	12	20	μΑ
		Full	-	25	50	μA
-IN Common Mode Rejection	V <sub>CM</sub> = ±10V	25	-	-	0.4	μA/V
		Full	-	-	0.5	μA/V
-IN Power Supply Rejection	$\pm 4.5 \text{V} \le \text{V}_{\text{S}} \le \pm 18 \text{V}$	25	-	-	0.2	μA/V
		Full	-	-	0.5	μA/V
TRANSFER CHARACTERISTICS						
Transimpedance (Notes 12, 17)		25	3500	-	-	V/mA
		Full	1000	-	-	V/mA
Open Loop DC Voltage Gain (Note 12)	$R_L = 400\Omega$ ,	25	70	-	-	dB
	$V_{OUT} = \pm 10V$	Full	65	-	-	dB
Open Loop DC Voltage Gain	$R_L = 100\Omega$ ,	25	60	-	-	dB
	$V_{OUT} = \pm 2.5V$	Full	55	-	-	dB

intersil FN2845.12 May 21, 2013

 $V_{SUPPLY}=\pm15V,~R_F=1k\Omega,~A_V=+1,~R_L=400\Omega,~C_L\leq10pF,~Unless~Otherwise~Specified~~ \mbox{(Continued)}$ 

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
OUTPUT CHARACTERISTICS						
Output Voltage Swing (Note 17)	$R_L = 150\Omega$	25 to 85	±12	±12.7	-	V
		-40 to 0	±11	±11.8	-	V
Output Current (Guaranteed by Output Voltage Test)		25	±30	±31.7	-	mA
		Full	±27.5	-	-	mA
POWER SUPPLY CHARACTERISTICS	•	•		•		
Quiescent Supply Current (Note 17)		Full	-	7.5	10	mA
Supply Current, Disabled (Note 17)	DISABLE = 0V	Full	-	5	7.5	mA
Disable Pin Input Current	DISABLE = 0V	Full	-	1.0	1.5	mA
Minimum Pin 8 Current to Disable (Note 7)		Full	350	-	-	μA
Maximum Pin 8 Current to Enable (Note 8)		Full	-	-	20	μA
AC CHARACTERISTICS (A <sub>V</sub> = +1)	1	•		1		
Slew Rate (Note 9)		25	600	800	-	V/µs
		Full	500	700	-	V/µs
Full Power Bandwidth (Note 10)		25	9.6	12.7	-	MHz
(Guaranteed by Slew Rate Test)		Full	8.0	11.1	-	MHz
Rise Time (Note 11)		25	-	5	-	ns
Fall Time (Note 11)		25	-	5	-	ns
Propagation Delay (Notes 11, 17)		25	-	6	-	ns
-3dB Bandwidth (Note 17)	V <sub>OUT</sub> = 100mV	25	-	100	-	MHz
Settling Time to 1%	10V Output Step	25	-	45	-	ns
Settling Time to 0.25%	10V Output Step	25	-	100	-	ns
<b>AC CHARACTERISTICS</b> ( $A_V = +10$ , $R_F = 383\Omega$ )	1	•		1		
Slew Rate (Notes 9, 12)		25	900	1100	-	V/µs
		Full	700	-	-	V/µs
Full Power Bandwidth (Note 10)		25	14.3	17.5	-	MHz
(Guaranteed by Slew Rate Test)		Full	11.1	-	-	MHz
Rise Time (Note 11)		25	-	8	-	ns
Fall Time (Note 11)		25	-	8	-	ns
Propagation Delay (Notes 11, 17)		25	-	9	-	ns
-3dB Bandwidth	V <sub>OUT</sub> = 100mV	25	-	60	-	MHz
Settling Time to 1%	10V Output Step	25	-	55	-	ns
Settling Time to 0.1%	10V Output Step	25	-	90	-	ns
INTERSIL VALUE ADDED SPECIFICATIONS		•				•
Input Noise Voltage (Note 17)	f = 1kHz	25	-	4.5	-	nV/√ <del>Hz</del>
+Input Noise Current (Note 17)	f = 1kHz	25	-	2.5	-	pA/√ <del>Hz</del>
-Input Noise Current (Note 17)	f = 1kHz	25	-	25	-	pA/√ <del>Hz</del>
Input Common Mode Range		Full	±10	±12	-	V
-I <sub>BIAS</sub> Adjust Range (Note 6)		Full	±25	±40	-	μA
Overshoot (Note 17)		25	-	7	-	%

FN2845.12 May 21, 2013

 $V_{SUPPLY}=\pm15V,~R_F=1k\Omega,~A_V=+1,~R_L=400\Omega,~C_L\leq10pF,~Unless~Otherwise~Specified~$  (Continued)

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
Output Current, Short Circuit (Note 17)	$V_{IN} = \pm 10V$ , $V_{OUT} = 0V$	Full	±50	±65	-	mA
Output Current, Disabled (Note 17)	$\overline{\text{DISABLE}} = 0\text{V}, \\ \text{V}_{\text{OUT}} = \pm 10\text{V}$	Full	-	-	1	μА
Output Disable Time (Notes 13, 17)		25	-	10	-	μs
Output Enable Time (Notes 14, 17)		25	-	200	-	ns
Supply Voltage Range		25	±5	-	±15	V
Output Capacitance, Disabled (Note 15)	DISABLE = 0V	25	-	6	-	pF
VIDEO CHARACTERISTICS						
Differential Gain (Notes 16, 17)	$R_L = 150\Omega$	25	-	0.03	-	%
Differential Phase (Notes 16, 17)	$R_L = 150\Omega$	25	-	0.03	-	0
Gain Flatness	To 5MHz	25	-	0.1	-	dB

 $\textbf{Electrical Specifications} \qquad \text{V+ = +5V, V- = -5V, R}_F = 1 \text{k}\Omega, \text{ A}_V = +1, \text{ R}_L = 400\Omega, \text{ C}_L \leq 10 \text{pF, Unless Otherwise Specified.}$ Parameters are not tested. The limits are guaranteed based on lab characterizations, and reflect lot-to-lot variation.

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS	1201 001101110110	( 0)			1117.07	55
Input Offset Voltage (Notes 6, 17)		25	_	2	8	mV
input Greek Veltage (Notes e, 17)		Full	-	-	10	mV
Average Input Offset Voltage Drift		Full	-	10	-	μV/°C
V <sub>IO</sub> Common Mode Rejection Ratio (Notes 17, 18)		25	50	-	_	dB
VIO common violaci rejection realic (realic 17, 10)		Full	35	-	-	dB
V <sub>IO</sub> Power Supply Rejection Ratio (Note 17)	$\pm 3.5 \text{V} \le \text{V}_{\text{S}} \le \pm 6.5 \text{V}$	25	55	-	-	dB
		Full	50	-	-	dB
Non-Inverting Input (+IN) Current (Note 17)		25	-	3	8	μA
		Full	-	-	20	μA
+IN Common Mode Rejection (Note 18)		25	-	-	0.1	μA/V
		Full	-	-	0.5	μA/V
+IN Power Supply Rejection	$\pm 3.5 \text{V} \le \text{V}_{\text{S}} \le \pm 6.5 \text{V}$	25	-	-	0.06	μA/V
		Full	-	-	0.2	μA/V
Inverting Input (-IN) Current (Note 17)		25	-	12	20	μA
		Full	-	25	50	μA
-IN Common Mode Rejection (Note 18)		25	-	-	0.4	μA/V
		Full	-	-	0.5	μA/V
-IN Power Supply Rejection	$\pm 3.5 \text{V} \le \text{V}_{\text{S}} \le \pm 6.5 \text{V}$	25	-	-	0.2	μA/V
		Full	-	-	0.5	μA/V
TRANSFER CHARACTERISTICS		•		•		•
Transimpedance (Notes 12, 17)		25	1000	-	-	V/mA
		Full	850	-	-	V/mA
Open Loop DC Voltage Gain	$R_L = 400\Omega$ ,	25	65	-	-	dB
	$V_{OUT} = \pm 2.5V$	Full	60	-	-	dB

V+ = +5V, V- = -5V, R<sub>F</sub> = 1k $\Omega$ , A<sub>V</sub> = +1, R<sub>L</sub> = 400 $\Omega$ , C<sub>L</sub> ≤10pF, Unless Otherwise Specified. Parameters are not tested. The limits are guaranteed based on lab characterizations, and reflect lot-to-lot variation. **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
Open Loop DC Voltage Gain	$R_L = 100\Omega$ ,	25	50	-	-	dB
	$V_{OUT} = \pm 2.5V$	Full	45	-	-	dB
OUTPUT CHARACTERISTICS					•	
Output Voltage Swing (Note 17)		25 to 85	±2.5	±3.0	-	V
		-40 to 0	±2.5	±3.0	-	V
Output Current (Guaranteed by Output Voltage Test)	$R_L = 100\Omega$	25	±16.6	±20	-	mA
(Guaranteed by Output Voltage Test)		Full	±16.6	±20	-	mA
POWER SUPPLY CHARACTERISTICS					1	1
Quiescent Supply Current (Note 17)		Full	-	7.5	10	mA
Supply Current, Disabled (Note 17)	DISABLE = 0V	Full	-	5	7.5	mA
Disable Pin Input Current	DISABLE = 0V	Full	-	1.0	1.5	mA
Minimum Pin 8 Current to Disable (Note 19)		Full	350	-	-	μA
Maximum Pin 8 Current to Enable (Note 8)		Full	=	-	20	μA
AC CHARACTERISTICS (A <sub>V</sub> = +1)						
Slew Rate (Note 20)		25	215	400	-	V/µs
Full Power Bandwidth (Note 21)		25	22	28	-	MHz
Rise Time (Note 11)		25	-	6	-	ns
Fall Time (Note 11)		25	-	6	-	ns
Propagation Delay (Note 11)		25	-	6	-	ns
Overshoot		25	-	4.5	-	%
-3dB Bandwidth (Note 17)	V <sub>OUT</sub> = 100mV	25	-	125	-	MHz
Settling Time to 1%	2V Output Step	25	-	50	-	ns
Settling Time to 0.25%	2V Output Step	25	-	75	-	ns
<b>AC CHARACTERISTICS</b> ( $A_V = +2$ , $R_F = 681\Omega$ )		1		l	1	1
Slew Rate (Note 20)		25	-	475	-	V/µs
Full Power Bandwidth (Note 21)		25	-	26	-	MHz
Rise Time (Note 11)		25	-	6	-	ns
Fall Time (Note 11)		25	-	6	-	ns
Propagation Delay (Note 11)		25	-	6	-	ns
Overshoot		25	-	12	-	%
-3dB Bandwidth (Note 17)	V <sub>OUT</sub> = 100mV	25	-	95	-	MHz
Settling Time to 1%	2V Output Step	25	-	50	-	ns
Settling Time to 0.25%	2V Output Step	25	=	100	-	ns
AC CHARACTERISTICS (A <sub>V</sub> = +10, R <sub>F</sub> = $383\Omega$ )	1	1		l .	1	-1
Slew Rate (Note 20)		25	350	475	-	V/µs
Full Power Bandwidth (Note 21)		25	28	38	-	MHz
Rise Time (Note 11)		25	-	8	-	ns
Fall Time (Note 11)		25	=	9	-	ns
Propagation Delay (Note 11)		25	-	9	-	ns
Overshoot		25	=	1.8	-	%

FN2845.12 May 21, 2013

V+ = +5V, V- = -5V,  $R_F = 1k\Omega$ ,  $A_V = +1$ ,  $R_L = 400\Omega$ ,  $C_L \le 10pF$ , Unless Otherwise Specified. Parameters are not tested. The limits are guaranteed based on lab characterizations, and reflect lot-to-lot variation. (Continued)

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
-3dB Bandwidth (Note 17)	V <sub>OUT</sub> = 100mV	25	-	65	-	MHz
Settling Time to 1%	2V Output Step	25	-	75	-	ns
Settling Time to 0.25%	2V Output Step	25	-	130	-	ns
INTERSIL VALUE ADDED SPECIFICATIONS			1	1	1	
Input Noise Voltage (Note 17)	f = 1kHz	25	-	4.5	-	nV/√ <del>Hz</del>
+Input Noise Current (Note 17)	f = 1kHz	25	-	2.5	-	pA/√Hz
-Input Noise Current (Note 17)	f = 1kHz	25	-	25	-	pA/√Hz
Input Common Mode Range		Full	±2.5V	_	-	V
Output Current, Short Circuit	$V_{IN} = \pm 2.5V, V_{OUT} = 0V$	Full	±40	±60	-	mA
Output Current, Disabled (Note 17)	DISABLE = 0V, V <sub>OUT</sub> = ±2.5V, V <sub>IN</sub> = 0V	Full	-	-	2	μΑ
Output Disable Time (Notes 17, 23)		25	-	40	-	μs
Output Enable Time (Notes 17, 21)		25	-	40	-	ns
Supply Voltage Range		25	±5	-	±15	V
Output Capacitance, Disabled (Note 22)	DISABLE = 0V	25	-	6	-	pF
VIDEO CHARACTERISTICS			1	1	1	1
Differential Gain (Notes 16, 17)	$R_L = 150\Omega$	25	-	0.03	-	%
Differential Phase (Notes 16, 17)	$R_L = 150\Omega$	25	-	0.03	-	0
Gain Flatness	To 5MHz	25	-	0.1	-	dB

#### NOTES:

- Suggested V<sub>OS</sub> Adjust Circuit: The inverting input current (-I<sub>BIAS</sub>) can be adjusted with an external 10kΩ pot between pins 1 and 5, wiper connected to V+. Since -I<sub>BIAS</sub> flows through the feedback resistor (R<sub>F</sub>), the result is an adjustment in offset voltage. The amount of offset voltage adjustment is determined by the value of R<sub>F</sub> (ΔV<sub>OS</sub> = Δ-I<sub>BIAS</sub>\*R<sub>F</sub>).
- 6.  $R_L = 100\Omega$ ,  $V_{IN} = 10V$ . This is the minimum current which must be pulled out of the  $\overline{Disable}$  pin in order to disable the output. The output is considered disabled when -10mV  $\leq$  V<sub>OUT</sub>  $\leq$  +10mV.
- 7. V<sub>IN</sub> = 0V. This is the maximum current that can be pulled out of the Disable pin with the HA-5020 remaining enabled. The HA-5020 is considered disabled when the supply current has decreased by at least 0.5mA.
- 8.  $V_{OUT}$  switches from -10V to +10V, or from +10V to -10V. Specification is from the 25% to 75% points.
- 9. FPBW =  $\frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}$ ;  $V_{\text{PEAK}} = 10V$ .
- 10.  $R_L = 100\Omega$ ,  $V_{OUT} = 1V$ . Measured from 10% to 90% points for rise/fall times; from 50% points of input and output for propagation delay.
- 11. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
- 12.  $V_{IN} = +10V$ ,  $\overline{Disable} = +15V$  to 0V. Measured from the 50% point of  $\overline{Disable}$  to  $V_{OUT} = 0V$ .
- 13.  $V_{IN}$  = +10V, Disable = 0V to +15V. Measured from the 50% point of Disable to  $V_{OUT}$  = 10V.
- 14.  $V_{IN} = 0V$ , Force  $V_{OUT}$  from 0V to ±10V,  $t_R = t_F = 50$ ns.
- 15. Measured with a VM700A video tester using a NTC-7 composite VITS.
- 16. See "Typical Performance Curves" on page 12 for more information.
- 17.  $V_{CM} = \pm 2.5V$ . At -40°C product is tested at  $V_{CM} = \pm 2.25V$  because short test duration does not allow self heating.
- R<sub>L</sub> = 100Ω. V<sub>IN</sub> = 2.5V. This is the minimum current which must be pulled out of the Disable pin in order to disable the output. The output is considered disabled when -10mV ≤ V<sub>OUT</sub> ≤ +10mV.
- 19. V<sub>OUT</sub> switches from -2V to +2V, or from +2V to -2V. Specification is from the 25% to 75% points.
- 20. FPBW =  $\frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}$ ;  $V_{\text{PEAK}} = 2V$ .
- 21.  $V_{IN}$  = 0V, Force  $V_{OUT}$  from 0V to  $\pm 2.5$ V,  $t_R$  =  $t_F$  = 50ns.
- 22.  $V_{IN} = +2V$ , Disable = +5V to 0V. Measured from the 50% point of Disable to  $V_{OUT} = 0V$ .
- 23.  $V_{IN} = +2V$ ,  $\overline{Disable} = 0V$  to +5V. Measured from the 50% point of  $\overline{Disable}$  to  $V_{OUT} = 2V$ .

7 intersil FN2845.12 May 21, 2013

#### **Test Circuits and Waveforms**




FIGURE 1. TEST CIRCUIT FOR TRANSIMPEDANCE MEASUREMENTS




FIGURE 2. SMALL SIGNAL PULSE RESPONSE CIRCUIT






FIGURE 3. LARGE SIGNAL PULSE RESPONSE CIRCUIT



Vertical Scale:  $V_{IN} = 100 \text{mV/Div.}$ ,  $V_{OUT} = 100 \text{mV/Div.}$  Horizontal Scale: 20 ns/Div.


FIGURE 4. SMALL SIGNAL RESPONSE



Vertical Scale:  $V_{IN} = 1V/Div.$ ,  $V_{OUT} = 1V/Div.$ Horizontal Scale: 50ns/Div.

FIGURE 5. LARGE SIGNAL RESPONSE

### Schematic Diagram



### Application Information

#### **Optimum Feedback Resistor**

The plots of inverting and non-inverting frequency response illustrate the performance of the HA-5020 in various closed loop gain configurations. Although the bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R<sub>F</sub>. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R<sub>E</sub>, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R<sub>F</sub>. The HA-5020 design is optimized for a  $1000\Omega$  R<sub>F</sub> at a gain of +1. Decreasing R<sub>F</sub> in a unity gain application decreases stability, resulting in excessive peaking and overshoot. At higher gains the amplifier is more stable, so R<sub>F</sub> can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended R<sub>F</sub> values for various gains, and the expected bandwidth.

GAIN (A <sub>CL</sub> )	R <sub>F</sub> (Ω)	BANDWIDTH (MHz)
-1	750	100
+1	1000	125
+2	681	95
+5	1000	52
+10	383	65
-10	750	22

#### PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended. If leaded components are used the leads must be kept short especially for the power supply decoupling components and those components connected to the inverting input.

Attention must be given to decoupling the power supplies. A large value ( $10\mu F$ ) tantalum or electrolytic capacitor in parallel with a small value ( $0.1\mu F$ ) chip capacitor works well in most cases.

A ground plane is strongly recommended to control noise. Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. It is recommended that the ground plane be removed under traces connected to -IN, and that connections to -IN be kept as short as possible to minimize the capacitance from this node to ground.

#### **Driving Capacitive Loads**

Capacitive loads will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases the oscillation can be avoided by placing an isolation resistor (R) in series with the output as shown in Figure 6.




FIGURE 6. PLACEMENT OF THE OUTPUT ISOLATION RESISTOR, R

The selection criteria for the isolation resistor is highly dependent on the load, but  $27\Omega$  has been determined to be a good starting value.

#### Enable/Disable Function

When enabled the amplifier functions as a normal current feedback amplifier with all of the data in the electrical specifications table being valid and applicable. When disabled the amplifier output assumes a true high impedance state and the supply current is reduced significantly.

The circuit shown in Figure 7 is a simplified schematic of the enable/disable function. The large value resistors in series with the DISABLE pin makes it appear as a current source to the driver. When the driver pulls this pin low current flows out of the pin and into the driver. This current, which may be as large as  $350\mu\text{A}$  when external circuit and process variables are at their extremes, is required to insure that point "A" achieves the proper potential to disable the output. The driver must have the compliance and capability of sinking all of this current.




FIGURE 7. SIMPLIFIED SCHEMATIC OF ENABLE/DISABLE FUNCTION

When  $V_{CC}$  is +5V the DISABLE pin may be driven with a dedicated TTL gate. The maximum low level output voltage of the TTL gate, 0.4V, has enough compliance to insure that the amplifier will always be disabled even though  $D_1$  will not turn on, and the TTL gate will sink enough current to keep point "A" at its proper voltage. When  $V_{CC}$  is greater than +5V the DISABLE pin should be driven with an open collector device that has a breakdown rating greater than  $V_{CC}$ .

intersil® FN2845.12 May 21, 2013

Referring to Figure 7, it can be seen that  $R_6$  will act as a pull-up resistor to +V<sub>CC</sub> if the DISABLE pin is left open. In those cases where the enable/disable function is not required on all circuits some circuits can be permanently enabled by letting the DISABLE pin float. If a driver is used to set the enable/disable level, be sure that the driver does not sink more than  $20\mu A$  when the DISABLE pin is at a high level. TTL gates, especially CMOS versions, do not violate this criteria so it is permissible to control the enable/disable function with TTL.

### Typical Applications

#### Two Channel Video Multiplexer

Referring to the amplifier  $U_{1A}$  in Figure 8,  $R_1$  terminates the cable in its characteristic impedance of  $75\Omega$ , and  $R_4$  back terminates the cable in its characteristic impedance. The amplifier is set up in a gain configuration of +2 to yield an overall network gain of +1 when driving a double terminated cable. The value of  $R_3$  can be changed if a different network gain is desired.  $R_5$  holds the disable pin at ground thus inhibiting the amplifier until the switch,  $S_1$ , is thrown to position 1. At position 1 the switch pulls the disable pin up to the plus supply rail thereby enabling the amplifier. Since all of the actual signal switching takes place within the amplifier, it's differential gain and phase parameters, which are 0.03% and 0.03% respectively, determine the circuit's performance. The other circuit,  $U_{1B}$ , operates in a similar manner.

When the plus supply rail is 5V the disable pin can be driven by a dedicated TTL gate as discussed earlier. If a multiplexer IC or its equivalent is used to select channels its logic must be break before make. When these conditions are satisfied the HA-5020 is often used as a remote video multiplexer, and the multiplexer may be extended by adding more amplifier ICs.

#### Low Impedance Multiplexer

Two common problems surface when you try to multiplex multiple high speed signals into a low impedance source

such as an A/D converter. The first problem is the low source impedance which tends to make amplifiers oscillate and causes gain errors. The second problem is the multiplexer which supplies no gain, introduces all kinds of distortion and limits the frequency response. Using op amps which have an enable/disable function, such as the HA-5020, eliminates the multiplexer problems because the external mux chip is not needed, and the HA-5020 can drive low impedance (large capacitance) loads if a series isolation resistor is used.

Referring to Figure 9, both inputs are terminated in their characteristic impedance;  $75\Omega$  is typical for video applications. Since the drivers usually are terminated in their characteristic impedance the input gain is 0.5, thus the amplifiers, U2, are configured in a gain of +2 to set the circuit gain equal to one. Resistors R2 and R3 determine the amplifier gain, and if a different gain is desired R2 should be changed according to the equation  $G = (1 + R_3/R_2)$ .  $R_3$  sets the frequency response of the amplifier so you should refer to the manufacturers data sheet before changing its value. R<sub>5</sub>, C<sub>1</sub> and D<sub>1</sub> are an asymmetrical charge/discharge time circuit which configures U<sub>1</sub> as a break before make switch to prevent both amplifiers from being active simultaneously. If this design is extended to more channels the drive logic must be designed to be break before make. R4 is enclosed in the feedback loop of the amplifier so that the large open loop amplifier gain of U2 will present the load with a small closed loop output impedance while keeping the amplifier stable for all values of load capacitance.

The circuit shown in Figure 9 was tested for the full range of capacitor values with no oscillations being observed; thus, problem one has been solved. The frequency and gain characteristics of the circuit are now those of the amplifier and independent of any multiplexing action; thus, problem two has been solved. The multiplexer transition time is approximately  $15\mu s$  with the component values shown.




FIGURE 8. TWO CHANNEL HIGH IMPEDANCE MULTIPLEXER




FIGURE 8. LOW IMPEDANCE MULTIPLEXER

 $\textbf{Typical Performance Curves} \quad \text{$V_{SUPPLY} = \pm 15V$, $A_V = +1$, $R_F = 1k\Omega$, $R_L = 400\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified $T_{SUPPLY} = \pm 15V$, $A_V = +1$, $R_F = 1k\Omega$, $R_L = 400\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified $T_{SUPPLY} = \pm 15V$, $A_V = +1$, $R_F = 1k\Omega$, $R_L = 400\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified $T_{SUPPLY} = \pm 15V$, $A_V = +1$, $R_F = 1k\Omega$, $R_L = 400\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified $T_{SUPPLY} = \pm 15V$, $A_V = +1$, $R_F = 1k\Omega$, $R_L = 400\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified $T_{SUPPLY} = \pm 15V$, $A_V = +1$, $R_F = 1k\Omega$, $R_L = 400\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified $T_{SUPPLY} = \pm 15V$, $A_V = +1$, $A_V = +$ 




FIGURE 9. INPUT NOISE vs FREQUENCY (AVERAGE OF 18 UNITS FROM 3 LOTS)




FIGURE 10. INPUT OFFSET VOLTAGE VS TEMPERATURE (ABSOLUTE VALUE AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 11. +INPUT BIAS CURRENT vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 12. -INPUT BIAS CURRENT vs TEMPERATURE (ABSOLUTE VALUE AVERAGE OF 30 UNITS FROM 3 LOTS)

**Typical Performance Curves**  $V_{SUPPLY} = \pm 15V$ ,  $A_V = +1$ ,  $R_F = 1k\Omega$ ,  $R_L = 400\Omega$ ,  $T_A = +25^{\circ}C$ , unless otherwise specified




FIGURE 13. TRANSIMPEDANCE vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 14. SUPPLY CURRENT vs SUPPLY VOLTAGE (AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 15. DISABLE SUPPLY CURRENT VS SUPPLY VOLTAGE (AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 16. SUPPLY CURRENT vs DISABLE INPUT VOLTAGE




FIGURE 17. DISABLE MODE FEEDTHROUGH vs FREQUENCY

13




FIGURE 18. DISABLED OUTPUT LEAKAGE vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)

 $\textbf{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 15$V, $A_V$ = $+1$, $R_F$ = $1$k$\Omega$, $R_L$ = $400$\Omega$, $T_A$ = $+25$^{\circ}$C, unless otherwise specified and the support of the suppor$ 




FIGURE 19. ENABLE/DISABLE TIME vs OUTPUT VOLTAGE (AVERAGE OF 9 UNITS FROM 3 LOTS)




FIGURE 20. NON-INVERTING GAIN vs FREQUENCY




FIGURE 21. INVERTING FREQUENCY RESPONSE




FIGURE 22. PHASE vs FREQUENCY




FIGURE 23. BANDWIDTH AND GAIN PEAKING VS LOAD RESISTANCE




FIGURE 24. BANDWIDTH AND GAIN PEAKING VS FEEDBACK RESISTANCE

 $\textbf{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 15$V, $A_V$ = $+1$, $R_F$ = $1$k$\Omega$, $R_L$ = $400$\Omega$, $T_A$ = $+25$^{\circ}$C, unless otherwise specified and the support of the suppor$ 




FIGURE 25. BANDWIDTH AND GAIN PEAKING VS FEEDBACK RESISTANCE




FIGURE 26. BANDWIDTH vs FEEDBACK RESISTANCE




FIGURE 27. REJECTION RATIOS vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 28. REJECTION RATIOS vs FREQUENCY




FIGURE 29. OUTPUT SWING OVERHEAD vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)




FIGURE 30. OUTPUT VOLTAGE SWING vs LOAD RESISTANCE

 $\textbf{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 15$V, $A_V$ = $+1$, $R_F$ = $1$k$\Omega$, $R_L$ = $400$\Omega$, $T_A$ = $+25$^{\circ}$C, unless otherwise specified and the support of the suppor$ 





FIGURE 31. SHORT CIRCUIT CURRENT LIMIT vs TEMPERATURE



9

SUPPLY VOLTAGE (±V)

11

13

15

FIGURE 33. PROPAGATION DELAY vs SUPPLY VOLTAGE (AVERAGE OF 18 UNITS FROM 3 LOTS)

5




FIGURE 35. DISTORTION vs FREQUENCY




FIGURE 32. PROPAGATION DELAY vs TEMPERATURE (AVERAGE OF 18 UNITS FROM 3 LOTS)




FIGURE 34. SMALL SIGNAL OVERSHOOT vs LOAD RESISTANCE





FIGURE 36. DIFFERENTIAL GAIN vs SUPPLY VOLTAGE (AVERAGE OF 18 UNITS FROM 3 LOTS)

 $\textbf{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 15$V, $A_V$ = $\pm 1$, $R_F$ = $1$k$\Omega$, $R_L$ = $400$\Omega$, $T_A$ = $\pm 25^{\circ}$C, unless otherwise specified and the support of the suppo$ 







FIGURE 37. DIFFERENTIAL PHASE vs SUPPLY VOLTAGE (AVERAGE OF 18 UNITS FROM 3 LOTS)

FIGURE 38. SLEW RATE vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)

 $\textbf{\textit{Typical Performance Curves}} \quad \text{V}_{SUPPLY} = \pm 5 \text{V}, \text{ A}_{V} = +1, \text{ R}_{F} = 1 \text{k}\Omega, \text{ R}_{L} = 400\Omega, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ Unless Otherwise Specified Performance Curves} \\ \text{V}_{SUPPLY} = \pm 5 \text{V}, \text{ A}_{V} = +1, \text{ R}_{F} = 1 \text{k}\Omega, \text{ R}_{L} = 400\Omega, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ Unless Otherwise Specified Performance Curves} \\ \text{V}_{SUPPLY} = \pm 5 \text{V}, \text{ A}_{V} = +1, \text{ R}_{F} = 1 \text{k}\Omega, \text{ R}_{L} = 400\Omega, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ Unless Otherwise Specified Performance Curves} \\ \text{V}_{SUPPLY} = \pm 5 \text{V}, \text{ A}_{V} = +1, \text{ R}_{F} = 1 \text{k}\Omega, \text{ R}_{L} = 400\Omega, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ Unless Otherwise Specified Performance Curves} \\ \text{V}_{SUPPLY} = \pm 5 \text{V}, \text{ A}_{V} = +1, \text{ R}_{F} = 1 \text{V}, \text{ A}_{V} = +1, \text{ R}_{F} = 1 \text{V}, \text{ A}_{V} = +1, \text{ A}_{V} = 25 ^{\circ}\text{C}, \text{ Unless Otherwise Specified Performance Curves} \\ \text{V}_{SUPPLY} = \pm 5 \text{V}, \text{ A}_{V} = +1, \text{ A}_{V$ 







FIGURE 39. NON-INVERTING FREQUENCY RESPONSE

FIGURE 40. INVERTING FREQUENCY RESPONSE






FIGURE 41. PHASE RESPONSE AS A FUNCTION OF FREQUENCY

FIGURE 42. BANDWIDTH AND GAIN PEAKING VS FEEDBACK RESISTANCE

## $\textbf{\textit{Typical Performance Curves}} \quad \text{V}_{SUPPLY} = \pm 5 \text{V}, \ \text{A}_{V} = +1, \ \text{R}_{F} = 1 \text{k}\Omega, \ \text{R}_{L} = 400\Omega, \ \text{T}_{A} = 25^{\circ}\text{C}, \ \text{Unless Otherwise Specified} \ \textbf{(Continued)}$




FIGURE 43. BANDWIDTH AND GAIN PEAKING VS FEEDBACK RESISTANCE




FIGURE 44. BANDWIDTH AND GAIN PEAKING vs LOAD RESISTANCE




FIGURE 45. BANDWIDTH vs FEEDBACK RESISTANCE




FIGURE 46. REJECTION RATIOS vs FREQUENCY




FIGURE 47. PROPAGATION DELAY vs TEMPERATURE




FIGURE 48. SLEW RATE vs TEMPERATURE

 $\textbf{\textit{Typical Performance Curves}} \quad V_{SUPPLY} = \pm 5 \text{V}, \ A_{V} = +1, \ R_{F} = 1 \text{k}\Omega, \ R_{L} = 400\Omega, \ T_{A} = 25 ^{\circ}\text{C}, \ \text{Unless Otherwise Specified} \ \textbf{\textit{(Continued)}}$ 




FIGURE 49. NON-INVERTING GAIN FLATNESS vs FREQUENCY




FIGURE 50. INVERTING GAIN FLATNESS vs FREQUENCY




FIGURE 51. INPUT NOISE CHARACTERISTICS




FIGURE 52. REJECTION RATIO vs TEMPERATURE




FIGURE 53. OUTPUT SWING vs TEMPERATURE





FIGURE 54. ENABLE/DISABLE TIME vs OUTPUT VOLTAGE

#### **Typical Performance Curves** $V_{SUPPLY} = \pm 5V$ , $A_V = +1$ , $R_F = 1k\Omega$ , $R_L = 400\Omega$ , $T_A = 25^{\circ}C$ , Unless Otherwise Specified (Continued)






FIGURE 55. DISABLE FEEDTHROUGH vs FREQUENCY

FIGURE 56. TRANSIMPEDANCE vs FREQUENCY




FIGURE 57. TRANSIMPEDENCE vs FREQUENCY

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil FN2845.12 May 21, 2013

#### Die Characteristics

**DIE DIMENSIONS:** 

 $1640 \mu m \ x \ 1520 \mu m \ x \ 483 \mu m$ 

**METALLIZATION:** 

Type: Aluminum, 1% Copper Thickness: 16kÅ ±2kÅ

SUBSTRATE POTENTIAL (Powered Up):

V-

#### **PASSIVATION:**

Type: Nitride over Silox Silox Thickness: 12kÅ ±2kÅ Nitride Thickness: 3.5kÅ ±1kÅ

TRANSISTOR COUNT:

62

PROCESS:

High Frequency Bipolar Dielectric Isolation


### Metallization Mask Layout

HA-5020

BAL DISABLE ۷+ IN-TA50001A1 ф () OUT IN+ V-

BAL

### Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).


E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE


	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e <sub>A</sub>	0.300 BSC		7.62 BSC		6
e <sub>B</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9


Rev. 0 12/93


## **Package Outline Drawing**

**8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE** Rev 4, 1/12









#### NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- 6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### **Intersil**:

HA9P5020-5Z HA3-5020-5Z HA9P5020-5ZX96