# ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER

## **General Description**

The HI-8282 is a silicon gate CMOS device for interfacing the ARINC 429 serial data bus to a 16-bit parallel data bus. Two receivers and an independent transmitter are provided. The receiver input circuitry and logic are designed to meet the ARINC 429 specifications for loading, level detection, timing, and protocol. The transmitter section provides the ARINC 429 communication protocol, and requires additional interface circuitry to translate the 5 volt logic outputs to ARINC 429 drive levels.

The 16-bit parallel data bus exchanges the 32-bit\_ARINC data word in two steps when either loading the transmitter or interrogating the receivers. The data bus interfaces with CMOS and TTL.

Timing of all the circuitry begins with the master clock input, CLK. For ARINC 429 applications, the master clock frequency is 1 MHz.

Each independent receiver monitors the data stream with a sampling rate 10 times the data rate. The sampling rate is selectable at either 1MHz or 125KHz. The results of a parity check are available as the 32nd ARINC bit. The HI-8282 examines the null and data timings and will reject erroneous patterns. For example, with a 125 KHz clock selection, the data frequency must be between 10.4 KHz and 15.6 KHz.

The transmitter has a First In, First Out (FIFO) memory to store 8 ARINC words for transmission. The data rate of the transmitter is selectable as either divide by 10 or divide by 80 from the master clock. The master clock is used to set the timing of the ARINC transmission within the required resolution.

The transmitter and receiver functions are each macrocells in Holt's semicustom library and are available to create other chips incorporating the ARINC interface.


### **Features**

- ARINC Specification 429 Compatible
- 16-Bit Parallel Data Bus
- Direct Receiver Interface to ARINC Bus
- Timing Control 10 Times the Data Rate
- Selectable Data Clocks
- Receiver Error Rejection Per ARINC Specification 429
- Automatic Transmitter Data Timing
- · Self Test Mode
- Parity Functions
- Low Power, Single 5 Volt Supply
- · Full Military Temperature


## **Applications**

- Avionics Data Communication
- Serial to Parallel Conversion
- Parallel to Serial Conversion

### Chip Topography



### Pin Configuration





# **Pin Descriptions**

SYMBOL	DL FUNCTION DESCRIPTION		SYMBOL	FUNCTION	DESCRIPTION
Vcc	POWER	+ 5V ± 5%	BD05	I/O	Data bus
429DI1(A)	INPUT	ARINC receiver 1 positive input.	BD04	I/O	Data bus
429DI <b>1</b> (B)	INPUT	ARINC receiver 1 negative input.	BD03	ľO	Data bus
429DI2(A)	INPUT	ARINC receiver 2 positive input.	BD02	I/O	Data bus
429DI2(B)	INPUT	ARINC receiver 2 negative input.	BD01	I/O	Data bus
D/R1	OUTPUT	Receiver 1 data ready flag.	BD00	I/O	Data bus
D/R2	OUTPUT	Receiver 2 data ready flag.	PL1	INPUT	Latch enable for byte 1 entered from data bus to
SEL	INPUT	Receiver data byte selection.  0 = BYTE 1		e e	transmitter FIFO.
		1 = BYTE 2	PL2	INPUT	Latch enable for byte 2
ĒNI	INPUT	Data bus control, enables receiver 1 data to outputs.			entered from data bus to transmitter FIFO. Must follow PL1.
EN2	INPUT	Data bus control, enables receiver 2 data to outputs if ENI is high.	TX/R	OUTPUT	Transmitter ready flag. Goes low when ARINC word loaded into FIFO. Goes high after transmission and FIFO empty.
BD15	I/O	Data bus			
BD14	I/O	Data bus	429DO	OUTPUT	"ONES" data output from transmitter.
BD13	I/O	Data bus	429DO	OUTPUT	"ZEROES" data output
BD12	I/O	Data bus	42900	Oomor	from transmitter.
BD11	I/O	Data bus	ENTX	INPUT	Enable Transmission.
BD10	I/O	Data bus	CWSTR	INPUT	Clock for control word register.
BD09	I/O	Data bus	CLK	INPUT	Master Clock input.
BD08	I/O	Data bus	TX CLK	OUTPUT	Transmitter Clock equal to
BD07	I/O	Data bus			Master Clock (CLK), divided by
BD06	I/O	Data bus			either 10 or 80.
GND	POWER	0V	MR	INPUT	Master Reset, active low.

### **Functional Description**

### **Control Word Register**

The HI-8282 contains 10 data flip flops whose D inputs are connected to the data bus and clocks connected to CWSTR. Each flip flop provides options to the user as follows:

	C	ONTROL WO	RD
DATA BUS PIN	FUNCTION	CONTROL	DESCRIPTION_
BD05	Self Test	0 = Enable	If enabled, an internal connection is made passing 429DO and 429DO to the receiver logic inputs.
BD06	Receiver 1 Decoder	1 = Enable	If enabled, ARINC bits 9 and 10 must match the next two control word bits.
BD07	-	6	If Receiver 1 Decoder is enabled, then ARINC bit 9 must match this bit.
BD08	-	-	If Receiver 1 Decoder is enabled, then ARINC bit 10 must match this bit.
BD09	Receiver 2 Decoder	1 = Enable	If enabled, ARINC bits 9 and 10 must match the next two control word bits.
BD10	-	-	If Receiver 2 Decoder is enabled, then ARINC bit 9 must match this bit.
BD11	-	_	If Receiver 2 Decoder is enabled, then ARINC bit 10 must match this bit.
BD12	Invert XMTR Parity	1 = Enable	Logic 0 enables normal odd parity and Logic 1 enables even parity output in transmitter 32nd bit.
BD13	XMTR Data Clock Select	0 = +10 1 = +80	CLK is divided either by 10 or 80 to obtain XMTR data clock.
BD14	RCVR Data Clock Select	0 = +10 1 = +80	CLK is divided either by 10 or 80 to obtain RCVR data clock.

#### **ARINC 429 Data Format**

The following table shows the bit positions in exchanging data with the receiver or the transmitter. ARINC bit 1 is the first bit transmitted or received.

	BYTE 1															
DATA BUS	BD 15	BD 14	BD 13	BD 12	BD 11	BD 10		BD 08	BD 07	BD 06	BD 05	BD 04	BD 03	BD 02	BD 01	BD 00
ARINC BIT	13	12	11	10	9	31	30	32	1	2	3	4	5	6	7	8

BYTE 2																
DATA BUS	BD 15	BD 14	BD 13	BD 12	BD 11	BD 10	BD 09	BD 08	BD 07	BD 06	BD 05	BD 04	BD 03	BD 02	BD 01	BD 00
ARINC BIT	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14

#### The Receivers

#### **ARINC Bus Interface**

Figure 1 shows the input circuit for each receiver.


The ARINC 429 specification requires the following detection levels:

	DIFFERENTIAL
STATE	VOLTAGE
One	+6.5V to +13V
Null	+2.5V to -2.5V
Zero	-6.5V to -13V

CTETED EXPELAT

The HI-8282 guarantees recognition of these levels with a common mode voltage with respect to GND less than  $\pm$  4V for the worst case condition (4.75V supply and 13V signal level). This is equivalent to  $\pm$  17V with respect to GND.

The tolerances in the design guarantee detection of the above levels, so the actual acceptance ranges are slightly larger. If the ARINC signal is out of the actual acceptance ranges, including the nulls, the chip rejects the data.



### **Functional Description (cont.)**

#### **Receiver Logic Operation**

Figure 2 shows a block diagram of the logic section of each receiver.

#### **Bit Timing**

The ARINC 429 specification contains the following timing specification for the received data:

	<b>HIGH SPEED</b>	LOW SPEED
Bit Rate	$100K BPS \pm 1\%$	12K - 14.5K BPS
Pulse Rise Time	$1.5 \pm 0.5  \mu sec$	$10 \pm 5 \mu sec$
Pulse Fall Time	$1.5 \pm 0.5  \mu sec$	$10 \pm 5 \mu sec$
Pulse Width	5 μsec ±5%	34.5 to 41.7 µsec

Again, the HI-8282 accepts signals that meet these specifications and rejects outside the tolerances. The way the logic operation achieves this is described below:

- 1. Key to the performance of the timing checking logic is an accurate 1MHz clock source. Less than 0.1% error is recommended.
- 2. The sampling shift registers are 10 bits long and must show three consecutive Ones, Zeros or Nulls to be considered valid data. Additionally, for data bits, the One or Zero in the upper bits of the sampling shift registers must be followed by a Null in the lower bits within the data bit time. For a Null in the Word Gap, three consecutive Nulls must be found in both the upper and lower bits of the sampling shift register. In this manner the minimum pulse width is guaranteed.
- 3. Each data bit must follow its predecessor by not less than 8 samples and no more than 12 samples. In this mammer the bit rate is checked. With exactly 1MHz input clock frequency, the acceptable data bit rates are as follows:

	HIGH SPEED	LOW SPEED
Data Bit Rate Min.	83K BPS	10.4K BPS
Data Bit Rate Max.	125K BPS	15.6K BPS

4. The Word Gap timer samples the Null shift register every 10 input clocks (80 for low speed) after the last data bit of a valid reception. If the Null is present, the Word Gap counter is incremented. A count of 3 will enable the next data reception.


#### **Receiver Parity**

The receiver parity circuit counts Ones received, including the parity bit, ARINC bit 32. If the result is odd, then "0" will appear in the 32nd bit.

#### **Retrieving Data**

Once 32 valid bits are recognized, the receiver logic generates an End of Sequence (EOS). If the receiver decoder is enabled and the 9th and 10th ARINC bits match the control word program bits or if the receiver decoder is disabled, then EOS clocks the data ready flag flip flop to a "1".  $\overline{D/R1}$  or  $\overline{D/R2}$  (or both) will go low. The data flag for a receiver will remain low until after both ARINC bytes from that receiver are retrieved. This is accomplished by activating  $\overline{EN}$  with SEL, the byte selector, low to retrieve the first byte and activating  $\overline{EN}$  with SEL high to retrieve the second byte.  $\overline{EN1}$  retrieves data from receiver 1 and  $\overline{EN2}$  retrieves data from receiver 2.

If another ARINC word is received, and a new EOS occurs before the two bytes are retrieved, the data is overwritten by the new word.



#### **Transmitter**

A block diagram of the transmitter section is shown in Figure 3.

#### **FIFO Operation**

The FIFO is loaded sequentially by first pulsing  $\overline{PL1}$  to load byte 1 and then  $\overline{PL2}$  to load byte 2. The control logic automatically loads the 31 bit word in the next available position of the FIFO. If TX/R, the transmitter ready flag is high (FIFO empty), then 8 words, each 31 bits long, may be loaded. If TX/R is low, then only the available positions may be loaded. If all 8 positions are full, the FIFO ignores further attempts to load data.

#### **Data Transmission**

When ENTX goes high, enabling transmission, the FIFO positions are incremented with the top register loading into the data transmission shift register. Within 2.5 data clocks the first data bit appears at either 429DO or  $\overline{429DO}$ . The 31 bits in the data transmission shift register are presented sequentially to the outputs in the ARINC 429 format with the following timing:

	HIGH SPEED	LOW SPEED
ARINC Data Bit Time	10 Clocks	80 Clocks
Data Bit Time	5 Clocks	40 Clocks
Null Bit Time	5 Clocks	40 Clocks
Word Gap Time	40 Clocks	320 Clocks

The word counter detects when all loaded positions are transmitted and sets the transmitter ready flag, TX/R, high.

#### Transmitter Parity

The parity generator counts the Ones in the 31-bit word. If the BD12 control word bit is set low, the 32nd bit transmitted will make parity odd. If the control bit is high the parity is even.


#### **Self Test**

If the BD05 control word bit is set low, 429DO or  $\overline{429DO}$  become inputs to the receiver bypassing the interface circuitry.

### **System Operation**

The two receivers are independent of the transmitter. Therefore, control of data exchanges are strictly at the option of the user. The only restrictions are:

- 1. The received data may be overwritten if not retrieved within one ARINC word cycle.
- 2. The FIFO can store 8 words maximum and ignores attempts to load additional data if full.
- 3. Byte 1 of the transmitter data must be loaded first.
- 4. Either byte of the received data may be retrieved first. Both bytes must be retrieved to clear the data ready flag.
- 5. After ENTX, transmission enable, goes high, it cannot go low until TX/R, transmitter ready flag, goes high. Otherwise, one ARINC word is lost during transmission.



## **Functional Description (cont.)**


#### Repeater Operation


The repeater mode of operation allows a data word that has been received by the HI-8282 to be placed directly into its FIFO for transmission. After a 32-bit word has been shifted into the receiver shift register, the  $\overline{D/R}$  flag will go low. A logic "0" is placed on the SEL line and  $\overline{EN}$  is strobed. This is the same procedure as for normal receiver operation and it places the lower byte (16 bits) of the data word on the data bus. By strobing  $\overline{PL1}$  at the same time as  $\overline{EN}$ , the byte will also be placed into the transmitter FIFO. SEL is then taken high and  $\overline{EN}$  is strobed again to place the upper byte of the


data word on the data bus. By strobing  $\overline{PL2}$  at the same time as  $\overline{EN}$ , the second byte will also be placed into the FIFO. The data word is now ready to be transmitted according to the parity programmed into the control word register.

In normal operation, either byte of a received data word may be read from the receiver latches first by use of the SEL input. During repeater operation however, the lower byte of the data word must be read first. This is necessary because, as the data is being read, it is also being loaded into the FIFO and the transmitter FIFO is always loaded with the lower byte of the data word first.


### **Timing Diagrams**









## Timing Diagrams (cont.)







# **Absolute Maximum Ratings**

Voltages referenced to GND

Supply Voltage V <sub>CC</sub> 0.3V to +7V	Power Dissipation
Voltage at pins 2, 3, 4 & 5 29V to + 29V	Operating Temperature Range: Industrial 40°C to +85°C
Voltage at any other pin0.3V to V <sub>CC</sub> +0.3V	Military 55°C to + 125°C  Storage Temperature Range: Industrial 50°C to + 150°C
DC Current Drain per input pin	Storage Temperature Range: Industrial50°C to +150°C Military65°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Electrical Characteristics**

 $V_{\rm CC}$  = 5V  $\pm$ 5%, GND = 0V,  $T_A$  = Operating Temperature Range (unless otherwise specified).

PARAMETER		SYMBOL	CONDITIONS		LIMITS		UNIT
				MIN	TYP	MAX	
ARINC Inputs - Pins 2, 3	, 4 & 5						
Differential Input Voltage:	ONE	V <sub>IH</sub>	Pins 2 to 3, 4 to 5.	6.5	10.0	13.0	V
	ZERO	$v_{\Pi L}$	Common mode voltage	-13.0	- 10.0	- 6.5	V
	NULL	V <sub>NUL</sub>	less than ± 4V with respect to GND.	- 2.5	0	2.5	V
Input Resistance:	Differential	RI		12			ΚΩ
	to GND	RG		12	27		ΚΩ
	to VCC	RH		12	27		ΚΩ
Input Current:	Input Sink	IIH				200	μA
<b>—</b>	Input Source	$I_{\Pi_{-}}$		<b>– 450</b>			μΑ
Input Capacitance:	Differential	CI	Pins 2 to 3, 4 to 5.			20	pF
(Guaranteed but not tested)	to GND	CG				20	pF
,	to V <sub>CC</sub>	$C_{\mathrm{H}}$	·			20	pF
Bi-Directional Inputs - I	Pins 11-20, 22-27						
Input Voltage: Ir	put Voltage HI	V <sub>IH</sub>		2.1			V
	put Voltage LO	$v_{IL}$				0.7	<u> </u>
Input Current:	Input Sink	IIH				1.5	μA
mput outstand	Input Source	IIL		- 1.5			μΑ
All Other Inputs - Pins	8-10, 28, 29, 33,	34, 37 & 39					
Input Voltage: In	nput Voltage HI	$v_{\mathrm{IH}}$		3.5			V
	put Voltage LO	$v_{\mathrm{IL}}$				0.7	V
Input Current:	Input Sink	IIH				10	μΑ
input Current.	Input Source	IIL		- 20			μΑ
Outputs - Pins 6, 7, 11-2	20, 22-27, 30-32,	38					
Output Voltage: Logic "1"		Voн	·I <sub>OH</sub> = -1.5mA	2.7			V
Logic "0"	Output Voltage	VOL	I <sub>OL</sub> = 1.8 mA			0.4	V
Output Current:	Output Sink	IOL	V <sub>OUT</sub> = 0.4V	3.0			m/
(Bi-directional Pins)	Output Source	ЮН	$V_{OUT} = V_{CC} - 0.4V$	1.5			m.
Output Current:	Output Sink	IOL	Vour = 0.4V	3.6			m.
(All Other Outputs)	Output Source	Іон	$V_{OUT} = V_{CC} - 0.4V$	1.5			m.
Output Capacitance	Output Bourse	Co				15	pl
	-		1		-		
Supply Input - Pin 1		Icci	T			20	m
Standby Supply Current		ICC1				20	m
Operating Supply Current		ICC2					

# AC Electrical Characteristics


 $V_{\rm CC}$  = 5V, GND = 0V,  $T_{\rm A}$  = Operating Temperature Range,  $f_{\rm IN}$  = 1MHz  $\pm$  0.1%, max. 60/40 duty cycle, applied at CLK.

= 5V, GND = 0V, T <sub>A</sub> = Operating Temperature Temperatu	SYMBOL	CONDITIONS			MAX	1
			MIN	TYP	MAA	
ontrol Word Timing			130		r	ns
Pulse Width - CWSTR	t CWSTR		140			ns
Setup - Data to CWSTR	t CWSET		0			ns
Hold - Data to CWSTR	t CWHLD					
eceiver Timing						
Delay-Start ARINC 32nd Bit						
to $\overline{D/R}$ Go LO: High Speed	t D/R2				16	μs
Low Speed	t D/R2				128	μs
· }			. 0			ns
Delay – $\overline{D/R}$ Go LO to Apply $\overline{EN}$	t D/REN t END/R				200	ns
Delay – D/R Go HIGH from EN			20			ns
Setup - SEL to EN	t SELEN		50			ns
Hold – SEL to EN	t ENSEL				200	ns
Delay - DATA BUS Valid from EN	t ENDATA				30	ns
Delay - DATA BUS Hi-Z from EN	t DATAEN		240			ns
Data Enable Pulse Width	t EN		50			ns
Data Enable to Data Enable	t ENEN					
FIFO Timing			200			ns
Pulse Width - PL1 or PL2	t PL		110			ns
Setup - DATA to PL	t DWSET		20			ns
Hold – DATA to PL	t DWHLD					ns
Spacing - PLI to PL2	t PL12		0		840	ns
Delay – PL2 to TX/R Go LOW	t TX/R					11.5
Transmission Timing			1 0			μs
Spacing - PL2 to ENTX	t PL2EN					+
Delay - ENTX to 429DO or 429DO:					25	μs
High Speed	t ENDAT				200	μs
Low Speed	t ENDAT					1
Delay - 32nd ARINC Bit to TX/R HIGH:					400	ns
Delay = 32lid Fitta ve 211 vi savi	t DTX/R					
	<b></b>					1
Spacing – TX/R Go HIGH to ENTX Go LOW				0		n.
	- LITTIMA					
Repeater Operation Timing	t ENPL			0		n
Data Enable to Parallel Load Delay Time				0		п
Data Enable Hold for Parallel Load Tim		·		0		n
Enable Transmit Delay Tim	t MR		4	100		I
Master Reset Pulse Width	· MIK				± 1	%
ARINC Data Rate and Bit Timing						

### **Terminal Connections**

	MIC SIDE BR		DIP. 40 PINS		CERAMIC L	CC, 44	PINS	CERAMIC J-LEAD, 44 PINS				
PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	
1	Vcc	21	GND	1	Vcc	23	BD06	1	Vcc	23	BD06	
2	429DI1(A)	22	BD05	2	429DI1(A)	24	GND	2	429DI1(A)	24	GND	
3	429DI1(B)	23	BD04	3	429DI1(B)	25	BD05	3	429DI1(B)	25	BD05	
4	429DI2(A)	24	BD03	4	429DI2(A)	26	BD04	4	429DI2(A)	26	BD04	
5	429DI2(B)	25	BD02	5	429DI2(B)	27	BD03	5	429DI2(B)	27	BD03	
6	D/R1	26	BD01	6	N/C	28	BD02	6	N/C	28	BD02	
7	$\overline{D/R2}$	27	BD00	7	N/C	29	BD01	7	N/C	29	BD01	
8	SEL	28	PL1	8	D/R1	30	BD00	8	$\overline{D/R1}$	30	BD00	
9	EN1	29	PL2	9	$\overline{D/R2}$	31	PL1	9	D/R2	31	PL1	
10	$\overline{\text{EN2}}$	30	TX/R	10	SEL	32	PL2	10	SEL	32	PL2	
11	_ BD15	31	429DO	11	<del>EN1</del>	33	TX/R	11	EN1	33	TX/R	
12	BD14	32	429DO	12	EN2	34	429DO	12	EN2	34	429DO	
13	BD13	33	ENTX	13	BD15	35	429DO	13	BD15	35	429DO	
14	BD12	34	<b>CWSTR</b>	14	BD14	36	ENTX	14	BD14	36	ENTX	
15	BD11	35	N/C	15	BD13	37	<b>CWSTR</b>	15	BD13	37	CWSTR	
16	BD10	36	N/C	16	BD12	38	N/C	16	BD12	38	N/C	
17	BD09	37	CLK	17	BD11	39	N/C	17	BD11	39	N/C	
18	BD08	38	TX CLK	18	N/C	40	N/C	18	N/C	40	N/C	
19	BD07	39	$\overline{MR}$	19	BD10	41	CLK	19	BD10	41	CLK	
20	BD06	40	N/C	20	BD09	42	TX CLK	20	BD09	42	TX CLK	
1 20	<b>D</b> D00		- •	21	BD08	43	$\overline{MR}$	21	BD08	43	MR	
				22	BD07	44	N/C	22	BD07	44	N/C	

### **Pin Configurations**





**CERAMIC J-LEAD, 44 PINS** NVC 429DI2(8) 429DI2(A) 429DI1(B) 429DI1(B) VCC NVC NVC I TX CLK 1 44 43 42 41 40 39 1 N/C N/C 口 7 38 1 N/C D/R1 d 37 CWSTR D/R2 d 9 ENTX SEL d 10 429DO ENT C 11 b 429DO EN2 12 33 TX/R BD15 🗖 13 32 PL2 BD14 口 14 31 PLT BD13 🗖 15 30 D BD00 29 D BD01 BD12 🗖 16 BD11 d 17 18 19 20 21 22 23 24 25 26 27 28 0000000000


HOLT INTEGRATED CIRCUITS

10

## HI-8282 Standard Packaging







### **Ordering Information**

HI-8282C - Ceramic DIP, 40 pins, Industrial - Ceramic LCC, 44 pins, Industrial - Ceramic J-Lead, 44 pins, Industrial

HI-8282CM - Ceramic DIP, 40 pins, Military HI-8282SM - Ceramic LCC, 44 pins, Military HI-8282RM - Ceramic J-Lead, 44 pins, Military

Vandar

Additional packaging and screening options are available upon request.

Vender CAGE Number: 44270

HI-8282			
NOTES:			
	<del>-</del> .		
		,	



Information given by HOLT is believed to be accurate and reliable. However, HOLT reserves the right to change product specifications at any time without notice. All devices sold by HOLT are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. HOLT makes no warranty, express, statutory, implied or by description regarding the information set herein or regarding the freedom of the described devices from patent infringement.

Holt Integrated Circuits, Inc. / 9351 Jeronimo Road, Irvine, CA 92718 / (714) 859-8800 or (800) 222-HOLT

4/91/A4

MAY 1 3 1991

023379 📈 \_ \_