ACPL-P481 and ACPL-W481



Inverted Logic, High CMR Optocoupler for Intelligent Power Modules and IGBT/MOSFET Gate Drive

Data Sheet

Description

The high-speed ACPL-P481/W481 optocoupler contains a GaAsP LED, a photo detector, and a Schmitt trigger that eliminates the requirement for external waveform conditioning circuits.


The totem pole output eliminates the requirement for a pull-up resistor. An Intelligent Power Module, Power MOSFET, or IGBT can be driven directly.

Propagation delay difference between devices has been minimized to maximize inverter efficiency through reduced switching dead time.

Applications

- IPM Interface Isolation
- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters
- General Digital Isolation

Functional Diagram



Note: A 0.1 μ F bypass capacitor must be connected between pins 4 and 6.

Truth Table (Inverting Logic)

LED	V _o
On	LOW
OFF	HIGH

Features

- Inverted output type (totem pole output)
- Performance Specified for Common IPM Applications Over Industrial Temperature Range
- Short Maximum Propagation Delays
- Minimized Pulse Width Distortion (PWD)
- Very High Common Mode Rejection (CMR)
- Hysteresis
- Available in Stretched SO-6 Package.
- Package Clearance/Creepage at 8 mm (ACPL-W481)
- Safety Approval: (pending)
 - UL Recognized with 3750V_{RMS} (5000V_{RMS} for ACPL-W481) for 1 minute per UL1577.
 - CSA Approved.
 - IEC/EN/DIN EN 60747-5-5 Approved with V_{IORM} = 891 V_{peak} for ACPL-P481 and V_{IORM} = 1140 V_{peak} for ACPL-W481, under option 060.

Specifications

- Wide Operating Temperature Range: –40°C to 100°C
- Maximum Propagation Delay $t_{PHL}/t_{PLH} = 350 \text{ ns}$
- Maximum Pulse Width Distortion (PWD) = 250 ns
- Propagation Delay Difference: Min. –100 ns, Max. 250 ns
- Wide Operating V_{CC} Range: 4.5V to 20V
- 20 kV/μs Minimum Common Mode Rejection (CMR) at V_{CM}
 = 1000V

CAUTION

It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

ACPL-P481/W481 is UL recognized with 3750/5000V_{RMS} for 1 minute respectively per UL 1577. Both are approved under CSA Component Acceptance Notice #5, File CA 88324.

Part Number	Option			Tape and Reel	IEC/EN/DIN EN	Quantity	
raitivallibei	RoHS Compliant	rackage	Surface Mount	rape and neer	60747-5-5	Quantity	
	-000E		X			100 per tube	
ACPL-P481	-500E	Stretched	Х	Х		100 per tube	
ACPL-W481	-060E	SO-6	Х		Х	100 per tube	
	-560E		Х	Х	Х	100 per tube	

To order, choose a part number from the part number column and combine with the desired option from the option column to form an ordering part number.

Example 1:

ACPL-P481-560E: Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval and RoHS compliant.

Example 2:

ACPL-P481-000E: Stretched SO-6 Surface Mount package in tube packaging and RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

Recommended Pb-Free IR Profile

The recommended reflow profile is per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.


Regulatory Information

The ACPL-P481/W481 is approved by the following organizations:


- IEC/EN/DIN EN 60747-5-5 (Option 060 only): Approved with Maximum Working Insulation Voltage V_{IORM} = 891V_{peak} for ACPL-P481 and V_{IORM} = 1140V_{peak} for ACPL-W481.
- UL: Approval under UL 1577, component recognition program up to $V_{ISO} = 3750V_{RMS}$ (5000 V_{RMS} for ACPL-W481). File E55361.
- CSA: Approval under CSA Component Acceptance Notice #5, File CA 88324.

Package Outline Drawings

ACPL-P481 Stretched SO-6 Package (7 mm Clearance)



ACPL-W481 Stretched SO-6 Package (8 mm Clearance)



IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (ACPL-P481/W481 Option 060)

Description	Symbol	ACPL-P481	ACPL-W481	Unit
Installation Classification per DIN VDE 0110/39, Table 1				
for rated mains voltage ≤ 150V _{RMS}		I– IV	I – IV	
for rated mains voltage ≤ 300V _{RMS}		I – IV	I – IV	
for rated mains voltage ≤ 600V _{RMS}		I – III	I – IV	
Climatic Classification		55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/39)		2	2	
Maximum Working Insulation Voltage	V_{IORM}	891	1140	V_{peak}
Input to Output Test Voltage, Method b ^a V _{IORM} x 1.875 = V _{PR} , 100% Production Test with t _m = 1 sec, Partial Discharge < 5 pC	V_{PR}	1670	2137	V_{peak}
nput to Output Test Voltage, Method a ^a V _{IORM} x 1.6=V _{PR} , Type and Sample Test, t _m = 10 sec, Partial Discharge < 5 pC	V_{PR}	1426	1824	V_{peak}
Highest Allowable Overvoltage Transient Overvoltage t _{ini} = 60 sec)	V _{IOTM}	6000	8000	V_{peak}
Safety-limiting Values – maximum values allowed in the eve	nt of a failure	•		
Case Temperature	T _S	175	175	°C
Input Current	I _{S, INPUT}	230	230	mA
Output Power	P _{S, OUTPUT}	600	600	mW
Insulation Resistance at T _S , V _{IO} = 500V	R_{S}	>109	>109	Ω

Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under the Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5), for a detailed description of Method a and Method b partial discharge test profiles.

Insulation and Safety Related Specifications

Parameter	Symbol	ACPL-P481	ACPL-W481	Unit	Condition
Minimum External Air Gap (External Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1).

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T _S	-55	+125	°C	
Operating Temperature	T _A	-40	+100	°C	
Average Input Current	I _{F(AVG)}		10	mA	
Peak Transient Input Current (<1 μs pulse width, 300 pps) (<200 μs pulse width, <1% duty cycle)	I _{F(TRAN)}		1.0 40	A mA	
Reverse Input Voltage	V _R		5	V	
Average Output Current	lo		25	mA	
Supply Voltage	V _{CC}	0	25	V	
Output Voltage	V _O	-0.5	+25	V	
Total Package Power Dissipation	P _T		210	mW	1

Recommended Operating Conditions

Over recommended operating conditions $T_A = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $V_{CC} = 4.5\text{V}$ to 20V, $I_{F(ON)} = 6$ mA to 10 mA, $V_{F(OFF)} = 0\text{V}$ to 0.8V, unless otherwise specified. All typicals at $T_A = 25^{\circ}\text{C}$.

Parameter	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V_{CC}	4.5	20	V	2
Forward Input Current (OFF)	I _{F(OFF)}	6	10	mA	
Forward Input Voltage (ON)	V _{F(ON)}		0.8	V	
Operating Temperature	T _A	-40	+100	°C	

Electrical Specifications

Over recommended operating conditions $T_A = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $V_{CC} = 4.5\text{V}$ to 20V, $I_{F(ON)} = 6$ mA to 10 mA, $V_{F(OFF)} = 0\text{V}$ to 0.8V, unless otherwise specified. All typicals at $T_A = 25^{\circ}\text{C}$.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
Logic Low Output Voltage	V _{OL}			0.3	V	I _{OL} = 3.5 mA	1, 3	
		_		0.5		I _{OL} = 6.5 mA		
Logic High Output Voltage	V _{OH}	V _{CC} – 1.8	V _{CC} – 0.9		V	I _{OH} = −3.5 mA	2, 3, 7	
		V _{CC} – 2.5	V _{CC} – 1.2			I _{OH} = -6.5 mA		
Output Leakage Current	I _{OHH}			100	μΑ	$V_{CC} = 5V, V_F = 0V$		
(VO = VCC + 0.5 V)		_		500	μΑ	$V_{CC} = 20V, V_{F} = 0V$		
Logic Low Supply Current	I _{CCL}		1.9	3.0	mA	$V_{CC} = 5.5V$, $I_F = 10 \text{ mA}$, $I_O = 0 \text{ mA}$		
			2.0	3.0	mA	$V_{CC} = 20V, I_F = 10 \text{ mA}, I_O = 0 \text{ mA}$		
Logic High Supply Current	I _{CCH}		1.5	2.5	mA	$VCC = 5.5V, V_F = 0V, I_O = 0 \text{ mA}$		
			1.6	2.5	mA	$V_{CC} = 20V, V_F = 0V, I_O = 0 \text{ mA}$		
Logic Low Short Circuit	I _{OSL}	25			mA	$V_O = V_{CC} = 5.5V$, $I_F = 10 \text{ mA}$		3
Output Current		50			mA	$V_O = V_{CC} = 20V, I_F = 10 \text{ mA}$		
Logic High Short Circuit	I _{OSH}			-25	mA	$V_{CC} = 5.5V, V_F = 0V, V_O = GND$		3
Output Current				-50	mA	$V_{CC} = 20V, V_F = 0V, V_O = GND$		
Input Forward Voltage	V _F		1.5	1.7	V	$T_A = 25^{\circ}C, I_F = 6 \text{ mA}$	4	
				1.85	V	I _F = 6 mA		
Input Reverse Breakdown Voltage	BV_R	5			V	Ι _R = 10 μΑ		
Input Diode Temperature Coefficient	$\Delta V_F/\Delta T_A$		1.7		mV/°C	I _F = 6 mA		
Input Capacitance	C _{IN}		60		pF	$f = 1 \text{ MHz}, V_F = 0V$		4

Switching Specifications

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low Output Level	t _{PHL}		110	350	ns	with Peaking Capacitor	5, 6	6
Propagation Delay Time to Logic High Output Level	t _{PLH}		140	350	ns	with Peaking Capacitor	5, 6	6
Pulse Width Distortion	$ t_{PHL} - t_{PLH} = PWD$			250	ns			9
Propagation Delay Difference Between Any Two Parts	PDD	-100		250	ns			11
Output Rise Time (10% to 90%)	t _r		16		ns		5, 8	
Output Fall Time (90% to 10%)	t _f		20		ns		5, 8	
Logic High Common Mode Transient Immunity	CM _H	20			kV/μs	$ V_{CM} = 1000V, V_F = 0V,$ $V_{CC} = 5V, T_A = 25^{\circ}C$	9	7
Logic Low Common Mode Transient Immunity	CM _L	20			kV/μs	$ V_{CM} = 1000V, I_F = 6.0 \text{ mA},$ $V_{CC} = 5V, T_A = 25^{\circ}C$	9	7

Package Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage ^a	V _{ISO}	3750 (ACPL-P481) 5000 (ACPL-W481)			V _{RMS}	RH < 50%, t = 1 min. T _A = 25°C		5, 8
Input-Output Resistance	R _{I-O}		10 ¹²			$V_{I-O} = 500V_{DC}$		5
Input-Output Capacitance	C _{I-O}		0.6			$f = 1 \text{ MHz}, V_{I-O} = 0V_{DC}$		5

The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating.
 For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).

Notes:

- 1. Derate total package power dissipation, PT, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C.
- 2. Detector requires a V_{CC} of 4.5V or higher for stable operation as output might be unstable if V_{CC} is lower than 4.5V. Be sure to check the power ON/OFF operation other than the supply current.
- 3. Duration of output short circuit time should not exceed 10 ms.
- 4. Input capacitance is measured between pin 1 and pin 3.
- 5. Device considered a two-terminal device: pins 1, 2, and 3 shorted together and pins 4, 5, and 6 shorted together.
- 6. The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the trailing edge of the output pulse. The t_{PHL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the leading edge of the output pulse.
- 7. CM_H is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, $V_O > 2.0V$. CM_L is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, $V_O < 0.8V$.
- 8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage. $4500V_{RMS}$ ($6000V_{RMS}$ for ACPL-W481) for one second (leakage detection current limit, $I_{I-O} \le 5 \mu A$). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- 9. Pulse Width Distortion (PWD) is defined as $|t_{PHL} t_{PLH}|$ for any given device.
- 10. Use of a 0.1 µF bypass capacitor connected between pins 4 and 6 is recommended.
- 11. The difference between t_{PLH} and t_{PHL} between any two devices under the same test condition.

Figure 1 Typical Logic Low Output Voltage vs. Temperature




Figure 2 Typical Logic High Output Current vs. Temperature




Figure 3 Typical Output Voltage vs. Forward Input Current




Figure 4 Typical Input Diode Forward Characteristic





Figure 5 Test Circuit for t_{PLH} , t_{PHL} , $t_{r'}$, and t_{f}



THE PROBE AND JIG CAPACITANCES ARE INCLUDED IN C_1 AND C_2 .

R ₁	660Ω	330Ω
I _{F(ON)}	6 mA	10 mA

ALL DIODES ARE EITHER 1N916 OR 1N3064




Figure 6 Typical Propagation Delays vs. Temperature




Figure 7 Typical Logic High Output Voltage vs. Supply Voltage




Figure 8 Typical Propagation Delay vs. Supply Voltage






Figure 9 Test Circuit for Common Mode Transient Immunity and Typical Waveforms





For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries and/or the EU.

Copyright © 2017 by Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AV02-2122EN - July 6, 2017



