

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com/, http://www.nexperia.com/, use http://www.nexperia.com/

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

Presettable synchronous 4-bit binary counter; synchronous reset

Rev. 1 — 19 June 2014

Product data sheet

1. General description

The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

The CP to TC propagation delay and CEP to CP set-up time determine the maximum clock frequency for the cascaded counters according to the following formula:

$$f_{max} = \frac{1}{t_{P(max)}(CPtoTC) + t_{SU}(CEPtoCP)}$$

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Complies with JEDEC standard no. 7A
- Input levels:
 - ◆ For 74HC163-Q100: CMOS level
 - ♦ For 74HCT163-Q100: TTL level
- Synchronous counting and loading
- 2 count enable inputs for n-bit cascading
- Synchronous reset
- Positive-edge triggered clock




- ESD protection:
 - ◆ MIL-STD-883, method 3015 exceeds 2000 V
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - \bullet MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74HC163D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1				
74HCT163D-Q100			body width 3.9 mm					
74HC163PW-Q100	–40 °C to +125 °C	TSSOP16	process and commercial processes, to realize,					
74HCT163PW-Q100			body width 4.4 mm					

4. Functional diagram








Fig 1. Functional diagram


Fig 2. Logic symbol





5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description


Symbol	Pin	Description
MR	1	synchronous master reset (active LOW)
СР	2	clock input (LOW-to-HIGH, edge triggered)
D0, D1, D2, D3	3, 4, 5, 6	data input
CEP	7	count enable input
GND	8	ground (0 V)
PE	9	parallel enable input (active LOW)
CET	10	count enable carry input
Q0, Q1, Q2, Q3	14, 13, 12, 11	flip-flop output
TC	15	terminal count output
V _{CC}	16	supply voltage


6. Functional description

Table 3. Function table[1]

Operating mode	Inputs	Inputs								
	MR	СР	CEP	CET	PE	Dn	Qn	TC		
Reset (clear)	I	1	Х	Х	Х	Х	L	L		
Parallel load	h	1	Х	Х	I	I	L	L		
	h	1	Х	Х	I	h	Н	L		
Count	h	1	h	h	h	Х	count			
Hold (do nothing)	h	Х	I	Х	h	Х	qn	L		
	h	Х	Х	I	h	Х	qn	L		

- [1] The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH);
 - H = HIGH voltage level;
 - h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;
 - L = LOW voltage level;
 - I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;
 - q = lower case letters indicate the state of the referenced output one set-up time prior to the
 - LOW-to-HIGH CP transition;
 - X = don't care;
 - ↑ = LOW-to-HIGH clock transition.





7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		[1] -	500	mW

[1] For SO16 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.
For TSSOP16 packages: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC	74HC163-Q100			74HCT163-Q100			
			Min	Тур	Max	Min	Тур	Max		
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V	
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V	
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V	
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V	
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V	

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC163	3-Q100									
V_{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V_{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0$; $V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2$; $V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	٧
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	٧
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80.0	-	160.0	μΑ

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT16	63-Q100			1		1				
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80.0	-	160.0	μА
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$								
		pin MR	-	95	342	-	427.5	-	465.5	μΑ
		pin CP	-	110	396	-	495	-	539	μΑ
		pin CEP and Dn	-	25	90	-	112.5	-	122.5	μΑ
		pin CET	-	75	270	-	337.5	-	367.5	μΑ
		pin PE	-	30	108	-	135	-	147	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 14.

Symbol	Parameter	Conditions	25 °C -4		-40 °C to	+85 °C	-40 °C to	+125 °C	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
74HC16	3-Q100									
t _{pd}	propagation	CP to Qn; see Figure 9	-							
	delay	V _{CC} = 2.0 V	-	55	185	-	230	-	280	ns
		V _{CC} = 4.5 V	-	20	37	-	46	-	56	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	31	-	39	-	48	ns
		CP to TC; see Figure 9								
		V _{CC} = 2.0 V	-	69	215	-	270	-	320	ns
		V _{CC} = 4.5 V	-	25	43	-	54	-	65	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	21	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	20	37	-	46	-	55	ns
		CET to TC; see Figure 10								
		V _{CC} = 2.0 V	-	36	120	-	150	-	180	ns
		V _{CC} = 4.5 V	-	13	24	-	30	-	36	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	11	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	10	20	-	26	-	31	ns
t _t	transition	see Figure 9 and Figure 10 [2]								
	time	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	CP; HIGH or LOW; see Figure 9								
		V _{CC} = 2.0 V	80	17	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	6	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	5	-	17	-	20	-	ns

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 14.

Symbol	Parameter	Conditions		25 °C		-40 °C to ⋅	+85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _{su}	set-up time	MR, Dn to CP; see Figure 11 and Figure 12								
		V _{CC} = 2.0 V	80	17	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	6	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	5	-	17	-	20	-	ns
		PE to CP; see Figure 11								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
		CEP, CET to CP; see Figure 13								
		V _{CC} = 2.0 V	175	58	-	220	-	265	-	ns
		V _{CC} = 4.5 V	35	21	-	44	-	53	-	ns
		V _{CC} = 6.0 V	30	17	-	37	-	45	-	ns
t _h	hold time	Dn, PE, CEP, CET, MR to CP; see Figure 11, Figure 12 and Figure 13								
		V _{CC} = 2.0 V	0	-14	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	– 5	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-4	-	0		0	-	ns
f _{max}	maximum	CP; see Figure 9								
	frequency	V _{CC} = 2.0 V	5	15	-	4	-	4	-	MHz
		V _{CC} = 4.5 V	27	46	-	22	-	18	-	MHz
		V _{CC} = 5.0 V; C _L = 15 pF	-	51	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	32	55	-	26	-	21	-	MHz
C _{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}; V_{CC} = 5 \text{ V};$ $f_i = 1 \text{ MHz}$	-	33	-	-	-	-	-	pF

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 14.

Symbol	Parameter	Conditions			-40 °C to	+85 °C	-40 °C to	+125 °C	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
74HCT1	93-Q100									
t _{pd}	propagation	CP to Qn; see Figure 9								
	delay	V _{CC} = 4.5 V	-	23	39	-	49	-	59	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		CP to TC; see Figure 9								
		V _{CC} = 4.5 V	-	29	49	-	61	-	74	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	25	-	-	-	-	-	ns
		CET to TC; see Figure 10								
		V _{CC} = 4.5 V	-	17	32	-	44	-	48	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	14	-	-	-	-	-	ns
t _t	transition	see Figure 9 and Figure 10 [2]								
	time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	CP; HIGH or LOW; see Figure 9								
		V _{CC} = 4.5 V	20	6	-	25	-	30	-	ns
t _{su}	set-up time	MR, Dn to CP; see Figure 11 and Figure 12								
		V _{CC} = 4.5 V	20	9	-	25	-	30	-	ns
		PE to CP; see Figure 11								
		V _{CC} = 4.5 V	20	11	-	25	-	30	-	ns
		CEP, CET to CP; see Figure 13								
		V _{CC} = 4.5 V	40	24	-	50	-	60	-	ns
t _h	hold time	Dn, PE, CEP, CET, MR to CP; see Figure 11, Figure 12 and Figure 13								
		V _{CC} = 4.5 V	0	-5	-	0	-	0	-	ns
f _{max}	maximum	CP; see Figure 9								
	frequency	V _{CC} = 4.5 V	26	45	-	21	-	17	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	50	-	-	-	-	-	MHz

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit see Figure 14.

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC} - 1.5 \text{ V};$ $V_{CC} = 5 \text{ V}; f_{i} = 1 \text{ MHz}$	-	35	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] t_t is the same as t_{THL} and t_{TLH} .
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.


11. Waveforms



Measurement points are given in Table 8.

Logic levels V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig 9. The clock (CP) to outputs (Qn, TC) propagation delays, pulse width, output transition times and maximum frequency



Measurement points are given in Table 8.


Logic levels V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 10. The count enable carry input (CET) to terminal count output (TC) propagation delays and output transition times




The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in Table 8.

Fig 11. The data input (Dn) and parallel enable input (PE) set-up and hold times



The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in <u>Table 8</u>.

Fig 12. The master reset (MR) set-up and hold times





The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in Table 8.

Fig 13. The count enable input (CEP) and count enable carry input (CET) set-up and hold times

Table 8. Measurement points

Туре	Input		Output
	V _M	V _I	V _M
74HC163-Q100	$0.5 \times V_{CC}$	GND to V _{CC}	$0.5 \times V_{CC}$
74HCT163-Q100	1.3 V	GND to 3 V	1.3 V





Test data is given in Table 9.

Test circuit definitions:

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator

C_L = Load capacitance including jig and probe capacitance

 R_L = Load resistance.

S1 = Test selection switch


Fig 14. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load	S1 position	
	V _I	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}
74HC163-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT163-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

12. Application information

The 74HC163-Q100; 74HCT63-Q100 facilitate designing counters of any modulus with minimal external logic. The output is glitch-free due to the synchronous reset.






13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			99-12-27 03-02-19

Fig 17. Package outline SOT109-1 (SO16)

74HC_HCT163_Q100


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

18 of 23

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT403-1		MO-153			99-12-27 03-02-18

Fig 18. Package outline SOT403-1 (TSSOP16)

74HC_HCT163_Q100

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

19 of 23

14. Abbreviations

Table 10. Abbreviations

Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
LSTTL	Low-power Schottky Transistor-Transistor Logic			
MM	Machine Model			
MIL	Military			
TTL	Transistor-Transistor Logic			

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT163_Q100 v.1	20140619	Product data sheet	-	-

Presettable synchronous 4-bit binary counter; synchronous reset

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74HC_HCT163_Q100

Presettable synchronous 4-bit binary counter; synchronous reset

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

Presettable synchronous 4-bit binary counter; synchronous reset

18. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 5
5.1	Pinning
5.2	Pin description 5
6	Functional description 6
7	Limiting values 7
8	Recommended operating conditions 8
9	Static characteristics 8
10	Dynamic characteristics 10
11	Waveforms
12	Application information 17
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status 21
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks 22
17	Contact information 22
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

74HC163D-Q100J 74HCT163D-Q100J 74HCT163PW-Q100J 74HC163PW-Q100J