

# MOS INTEGRATED CIRCUIT

## $\mu$ PD48288209, 48288218, 48288236

### 288M-BIT Low Latency DRAM

#### Common I/O

#### Description

The  $\mu$ PD48288209 is a 33,554,432-word by 9 bit, the  $\mu$ PD48288218 is a 16,777,216 word by 18 bit and the  $\mu$ PD48288236 is a 8,388,608 word by 36 bit synchronous double data rate Low Latency RAM fabricated with advanced CMOS technology using one-transistor memory cell.

The  $\mu$ PD48288209,  $\mu$ PD48288218 and  $\mu$ PD48288236 integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (CK and CK#) are latched on the positive edge of CK and CK#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

#### Specification

- Density: 288M bit
- Organization
  - Common I/O: 4M words x 9 bits x 8 banks  
2M words x 18 bits x 8 banks  
1M words x 36 bits x 8 banks
- Operating frequency: 400 / 300 / 200 MHz
- Interface: HSTL I/O
- Package: 144-pin TAPE FBGA
  - Package size: 18.5 x 11
  - Leaded and Lead free
- Power supply
  - 2.5 V  $V_{EXT}$
  - 1.8 V  $V_{DD}$
  - 1.5 V or 1.8 V  $V_{DDQ}$
- Refresh command
  - Auto Refresh
  - 8192 cycle / 32 ms for each bank
  - 64K cycle / 32 ms for total
- Operating case temperature :  $T_c = 0$  to  $95^\circ\text{C}$

#### Features

- SRAM-type interface
- Double-data-rate architecture
- PLL circuitry
- Cycle time: 2.5 ns @  $t_{RC} = 20$  ns  
3.3 ns @  $t_{RC} = 20$  ns  
5.0 ns @  $t_{RC} = 20$  ns
- Non-multiplexed addresses
- Multiplexing option is available.
- Data mask for WRITE commands
- Differential input clocks (CK and CK#)
- Differential input data clocks (DK and DK#)
- Data valid signal (QVLD)
- Programmable burst length: 2 / 4 / 8 (x9 / x18)  
2 / 4 (x36)
- User programmable impedance output (25  $\Omega$  - 60  $\Omega$ )
- JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Ordering Information

Part number	Cycle Time ns	Clock Frequency MHz	Random Cycle ns	Organization (word x bit)	Core Supply Voltage (V <sub>EXT</sub> ) V	Core Supply Voltage (V <sub>DD</sub> ) V	Output Supply Voltage (V <sub>DDQ</sub> ) V	Package		
μPD48288209FF-E25-DW1	2.5	400	20	32 M x 9 bit	2.5 + 0.13	1.8 ± 0.1	1.8 ± 0.1	144-pin TAPE FBGA (18.5 x 11)		
μPD48288209FF-E33-DW1	3.3	300	20		2.5 – 0.12					
μPD48288209FF-E50-DW1	5.0	200	20							
μPD48288218FF-E25-DW1	2.5	400	20	16 M x 18 bit						
μPD48288218FF-E33-DW1	3.3	300	20							
μPD48288218FF-E50-DW1	5.0	200	20							
μPD48288236FF-E25-DW1	2.5	400	20	8 M x 36 bit						
μPD48288236FF-E33-DW1	3.3	300	20							
μPD48288236FF-E50-DW1	5.0	200	20							
μPD48288209FF-EF25-DW1	2.5	400	20	32 M x 9 bit						1.5 ± 0.1
μPD48288209FF-EF33-DW1	3.3	300	20							
μPD48288209FF-EF50-DW1	5.0	200	20							
μPD48288218FF-EF25-DW1	2.5	400	20	16 M x 18 bit						
μPD48288218FF-EF33-DW1	3.3	300	20							
μPD48288218FF-EF50-DW1	5.0	200	20							
μPD48288236FF-EF25-DW1	2.5	400	20	8 M x 36 bit						
μPD48288236FF-EF33-DW1	3.3	300	20							
μPD48288236FF-EF50-DW1	5.0	200	20							
μPD48288209FF-E25-DW1-A	2.5	400	20	32 M x 9 bit		2.5 + 0.13 2.5 – 0.12	1.8 ± 0.1	1.8 ± 0.1	144-pin TAPE FBGA (18.5 x 11)  Lead-free	
μPD48288209FF-E33-DW1-A	3.3	300	20							
μPD48288209FF-E50-DW1-A	5.0	200	20							
μPD48288218FF-E25-DW1-A	2.5	400	20	16 M x 18 bit						
μPD48288218FF-E33-DW1-A	3.3	300	20							
μPD48288218FF-E50-DW1-A	5.0	200	20							
μPD48288236FF-E25-DW1-A	2.5	400	20	8 M x 36 bit						
μPD48288236FF-E33-DW1-A	3.3	300	20							
μPD48288236FF-E50-DW1-A	5.0	200	20							
μPD48288209FF-EF25-DW1-A	2.5	400	20	32 M x 9 bit				1.5 ± 0.1		
μPD48288209FF-EF33-DW1-A	3.3	300	20							
μPD48288209FF-EF50-DW1-A	5.0	200	20							
μPD48288218FF-EF25-DW1-A	2.5	400	20	16 M x 18 bit						
μPD48288218FF-EF33-DW1-A	3.3	300	20							
μPD48288218FF-EF50-DW1-A	5.0	200	20							
μPD48288236FF-EF25-DW1-A	2.5	400	20	8 M x 36 bit						
μPD48288236FF-EF33-DW1-A	3.3	300	20							
μPD48288236FF-EF50-DW1-A	5.0	200	20							

**Remark** Products with –A at the end of part number are lead-free products.

## Pin Configurations

# indicates active LOW signal.

144-pin TAPE FBGA (18.5 x 11)  
(Top View) [Common I/O x36]

	1	2	3	4	5	6	7	8	9	10	11	12
A	V <sub>REF</sub>	V <sub>SS</sub>	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TMS	TCK
B	V <sub>DD</sub>	DQ8	DQ9	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ1	DQ0	V <sub>DD</sub>
C	V <sub>TT</sub>	DQ10	DQ11	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ3	DQ2	V <sub>TT</sub>
D	Note (A22)	DQ12	DQ13	V <sub>SSQ</sub>					V <sub>SSQ</sub>	QK0#	QK0	V <sub>SS</sub>
E	Note (A21)	DQ14	DQ15	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ5	DQ4	Note (A20)
F	A5	DQ16	DQ17	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ7	DQ6	QVLD
G	A8	A6	A7	V <sub>DD</sub>					V <sub>DD</sub>	A2	A1	A0
H	BA2	A9	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A4	A3
J	DK0	DK0#	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA0	CK
K	DK1	DK1#	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA1	CK#
L	REF#	CS#	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A14	A13
M	WE#	A16	A17	V <sub>DD</sub>					V <sub>DD</sub>	A12	A11	A10
N	A18	DQ24	DQ25	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ35	DQ34	Note (A19)
P	A15	DQ22	DQ23	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ33	DQ32	DM
R	V <sub>SS</sub>	QK1	QK1#	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ31	DQ30	V <sub>SS</sub>
T	V <sub>TT</sub>	DQ20	DQ21	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ29	DQ28	V <sub>TT</sub>
U	V <sub>DD</sub>	DQ18	DQ19	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ27	DQ26	V <sub>DD</sub>
V	V <sub>REF</sub>	ZQ	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TDO	TDI

**Note** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to V<sub>SS</sub>, or left open.

CK, CK#	: Input clock	TMS	: IEEE 1149.1 Test input
CS#	: Chip select	TDI	: IEEE 1149.1 Test input
WE#	: WRITE command	TCK	: IEEE 1149.1 Clock input
REF#	: Refresh command	TDO	: IEEE 1149.1 Test output
A0–A18	: Address inputs	V <sub>REF</sub>	: HSTL input reference input
A19–A22	: Reserved for the future	V <sub>EXT</sub>	: Power Supply
BA0–BA2	: Bank address input	V <sub>DD</sub>	: Power Supply
DQ0–DQ35	: Data input/output	V <sub>DDQ</sub>	: DQ Power Supply
DK0–DK1, DK0#–DK1#	: Input data clock	V <sub>SS</sub>	: Ground
DM	: Input data Mask	V <sub>SSQ</sub>	: DQ Ground
QK0–QK1, QK0#–QK1#	: Output data clock	V <sub>TT</sub>	: Power Supply
QVLD	: Data Valid		
ZQ	: Output impedance matching		

# indicates active LOW signal.

144-pin TAPE FBGA (18.5 x 11)  
(Top View) [Common I/O x18]

	1	2	3	4	5	6	7	8	9	10	11	12
A	V <sub>REF</sub>	V <sub>SS</sub>	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TMS	TCK
B	V <sub>DD</sub>	Note 3 DNU	DQ4	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ0	Note 3 DNU	V <sub>DD</sub>
C	V <sub>TT</sub>	Note 3 DNU	DQ5	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ1	Note 3 DNU	V <sub>TT</sub>
D	Note 1 (A22)	Note 3 DNU	DQ6	V <sub>SSQ</sub>					V <sub>SSQ</sub>	QK0#	QK0	V <sub>SS</sub>
E	Note 1 (A21)	Note 3 DNU	DQ7	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ2	Note 3 DNU	Note 1 (A20)
F	A5	Note 3 DNU	DQ8	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ3	Note 3 DNU	QVLD
G	A8	A6	A7	V <sub>DD</sub>					V <sub>DD</sub>	A2	A1	A0
H	BA2	A9	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A4	A3
J	Note 2 NF	Note 2 NF	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA0	CK
K	DK	DK#	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA1	CK#
L	REF#	CS#	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A14	A13
M	WE#	A16	A17	V <sub>DD</sub>					V <sub>DD</sub>	A12	A11	A10
N	A18	Note 3 DNU	DQ14	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ9	Note 3 DNU	A19
P	A15	Note 3 DNU	DQ15	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ10	Note 3 DNU	DM
R	V <sub>SS</sub>	QK1	QK1#	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ11	Note 3 DNU	V <sub>SS</sub>
T	V <sub>TT</sub>	Note 3 DNU	DQ16	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ12	Note 3 DNU	V <sub>TT</sub>
U	V <sub>DD</sub>	Note 3 DNU	DQ17	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ13	Note 3 DNU	V <sub>DD</sub>
V	V <sub>REF</sub>	ZQ	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TDO	TDI

- Notes**
1. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to V<sub>SS</sub>, or left open.
  2. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to V<sub>SS</sub>, or left open.
  3. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to V<sub>SS</sub>, or left open.

CK, CK#	: Input clock	TMS	: IEEE 1149.1 Test input
CS#	: Chip select	TDI	: IEEE 1149.1 Test input
WE#	: WRITE command	TCK	: IEEE 1149.1 Clock input
REF#	: Refresh command	TDO	: IEEE 1149.1 Test output
A0–A19	: Address inputs	V <sub>REF</sub>	: HSTL input reference input
A20–A22	: Reserved for the future	V <sub>EXT</sub>	: Power Supply
BA0–BA2	: Bank address input	V <sub>DD</sub>	: Power Supply
DQ0–DQ17	: Data input/output	V <sub>DDQ</sub>	: DQ Power Supply
DK, DK#	: Input data clock	V <sub>SS</sub>	: Ground
DM	: Input data Mask	V <sub>SSQ</sub>	: DQ Ground
QK0–QK1, QK0#–QK1#	: Output data clock	V <sub>TT</sub>	: Power Supply
QVLD	: Data Valid	NF	: No function
ZQ	: Output impedance matching	DNU	: Do not use

# indicates active LOW signal.

**144-pin TAPE FBGA (18.5 x 11)**  
**(Top View) [Common I/O x9]**

	1	2	3	4	5	6	7	8	9	10	11	12
A	V <sub>REF</sub>	V <sub>SS</sub>	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TMS	TCK
B	V <sub>DD</sub>	Note 3 DNU	Note 3 DNU	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ0	Note 3 DNU	V <sub>DD</sub>
C	V <sub>TT</sub>	Note 3 DNU	Note 3 DNU	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ1	Note 3 DNU	V <sub>TT</sub>
D	Note 1 (A22)	Note 3 DNU	Note 3 DNU	V <sub>SSQ</sub>					V <sub>SSQ</sub>	QK0#	QK0	V <sub>SS</sub>
E	Note 1 (A21)	Note 3 DNU	Note 3 DNU	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ2	Note 3 DNU	A20
F	A5	Note 3 DNU	Note 3 DNU	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ3	Note 3 DNU	QVLD
G	A8	A6	A7	V <sub>DD</sub>					V <sub>DD</sub>	A2	A1	A0
H	BA2	A9	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A4	A3
J	Note 2 NF	Note 2 NF	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA0	CK
K	DK	DK#	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA1	CK#
L	REF#	CS#	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A14	A13
M	WE#	A16	A17	V <sub>DD</sub>					V <sub>DD</sub>	A12	A11	A10
N	A18	Note 3 DNU	Note 3 DNU	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ4	Note 3 DNU	A19
P	A15	Note 3 DNU	Note 3 DNU	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ5	Note 3 DNU	DM
R	V <sub>SS</sub>	Note 3 DNU	Note 3 DNU	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ6	Note 3 DNU	V <sub>SS</sub>
T	V <sub>TT</sub>	Note 3 DNU	Note 3 DNU	V <sub>DDQ</sub>					V <sub>DDQ</sub>	DQ7	Note 3 DNU	V <sub>TT</sub>
U	V <sub>DD</sub>	Note 3 DNU	Note 3 DNU	V <sub>SSQ</sub>					V <sub>SSQ</sub>	DQ8	Note 3 DNU	V <sub>DD</sub>
V	V <sub>REF</sub>	ZQ	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TDO	TDI

- Notes 1.** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to V<sub>SS</sub>, or left open.
- 2.** No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to V<sub>SS</sub>, or left open.
- 3.** Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to V<sub>SS</sub>, or left open.

CK, CK#	: Input clock	TMS	: IEEE 1149.1 Test input
CS#	: Chip select	TDI	: IEEE 1149.1 Test input
WE#	: WRITE command	TCK	: IEEE 1149.1 Clock input
REF#	: Refresh command	TDO	: IEEE 1149.1 Test output
A0–A20	: Address inputs	V <sub>REF</sub>	: HSTL input reference input
A21–A22	: Reserved for the future	V <sub>EXT</sub>	: Power Supply
BA0–BA2	: Bank address input	V <sub>DD</sub>	: Power Supply
DQ0–DQ8	: Data input/output	V <sub>DDQ</sub>	: DQ Power Supply
DK, DK#	: Input data clock	V <sub>SS</sub>	: Ground
DM	: Input data Mask	V <sub>SSQ</sub>	: DQ Ground
QK0, QK0#	: Output data clock	V <sub>TT</sub>	: Power Supply
QVLD	: Data Valid	NF	: No function
ZQ	: Output impedance matching	DNU	: Do not use

Pin Identification

(1/2)


Symbol	Type	Description
CK, CK#	Input	Clock inputs: CK and CK# are differential clock inputs. This input clock pair registers address and control inputs on the rising edge of CK. CK# is ideally 180 degrees out of phase with CK.
CS#	Input	Chip select CS# enables the commands when CS# is LOW and disables them when CS# is HIGH. When the command is disabled, new commands are ignored, but internal operations continue.
WE#, REF#	Input	WRITE command pin, Refresh command pin: WE#, REF# are sampled at the positive edge of CK, WE#, and REF# define (together with CS#) the command to be executed.
A0–A20	Input	Address inputs: A0–A20 define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings. They are sampled at the rising edge of CK. In the x36 configuration, A19–A20 are reserved for address expansion; in the x18 configuration, A20 is reserved for address expansion. These expansion addresses can be treated as address inputs, but they do not affect the operation of the device.
A21–A22	Input	Reserved for future use: These signals should be tied to V <sub>SS</sub> or leave open.
BA0–BA2	Input	Bank address inputs; Select to which internal bank a command is being applied.
DQ0–DQ35	Input /Output	Data input/output: The DQ signals form the 36 bit data bus. During READ commands, the data is referenced to both edges of QKx. During WRITE commands, the data is sampled at both edges of DKx.
QKx, QKx#	Output	Output data clocks: QKx and QKx# are opposite polarity, output data clocks. They are always free running and edge-aligned with data output from the μPD48288209/18/36. QKx# is ideally 180 degrees out of phase with QKx. For the x36 device, QK0 and QK0# are aligned with DQ0–DQ17. QK1 and QK1# are aligned with DQ18–DQ35. For the x18 device, QK0 and QK0# are aligned with DQ0–DQ8. QK1 and QK1# are aligned with DQ9–DQ17. For the x9 device, QK0 and QK0# are aligned with DQ0–DQ8.
DKx, DKx#	Input	Input data clock; DKx and DKx# are the differential input data clocks. All input data is referenced to both edges of DK. DK# is ideally 180 degrees out of phase with DK. For the x36 device, DQ0–DQ17 are referenced to DK0 and DK0#, and DQ18–DQ35 are referenced to DK1 and DK1#. For the x9 and x18 devices, all DQs are referenced to DK and DK#.
DM	Input	Input data mask; The DM signal is the input mask signal for WRITE data. Input data is masked when DM is sampled HIGH along with the WRITE input data. DM is sampled on both edges of DK (DK1 for the x36 configuration). The signal should be V <sub>SS</sub> if not used.
QVLD	Output	Data valid; The QVLD indicates valid output data. QVLD is edge-aligned with QKx and QKx#.

(2/2)

Symbol	Type	Description
ZQ	Input /Output	External impedance [25 $\Omega$ – 60 $\Omega$ ]; This signal is used to tune the device outputs to the system data bus impedance. DQ output impedance is set to 0.2 x RQ, where RQ is a resistor from this signal to V <sub>SS</sub> . Connecting ZQ to V <sub>SS</sub> invokes the minimum impedance mode. Connecting ZQ to V <sub>DDQ</sub> invokes the maximum impedance mode. Refer to <b>Figure 2-5. Mode Register Bit Map</b> to activate this function.
TMS , TDI	Input	JTAG function pins: IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used in the circuit
TCK	Input	JTAG function pin; IEEE 1149.1 clock input: This ball must be tied to V <sub>SS</sub> if the JTAG function is not used in the circuit.
TDO	Output	JTAG function pin; IEEE 1149.1 test output: JTAG output. This ball may be left as no connect if JTAG function is not used.
V <sub>REF</sub>	Input	Input reference voltage; Nominally V <sub>DDQ</sub> /2. Provides a reference voltage for the input buffers.
V <sub>EXT</sub>	Supply	Power supply; 2.5 V nominal. See <b>Recommended DC Operating Conditions</b> for range.
V <sub>DD</sub>	Supply	Power supply; 1.8 V nominal. See <b>Recommended DC Operating Conditions</b> for range.
V <sub>DDQ</sub>	Supply	DQ power supply; Nominally, 1.5 V or 1.8 V. Isolated on the device for improved noise immunity. See <b>Recommended DC Operating Conditions</b> for range.
V <sub>SS</sub>	Supply	Ground
V <sub>SSQ</sub>	Supply	DQ ground; Isolated on the device for improved noise immunity.
V <sub>TT</sub>	Supply	Power supply; Isolated termination supply. Nominally, V <sub>DDQ</sub> /2. See <b>Recommended DC Operating Conditions</b> for range.
NF		No function; These balls may be connected to V <sub>SS</sub> .
DNU		Do not use; These balls may be connected to V <sub>SS</sub> .

### Block Diagram

**8M x 36**



**Note** When the BL=4 setting is used, A18 is “Don’t care”.



## Contents

1. Electrical Specifications .....	10
2. Operation .....	18
2.1 Command Operation .....	18
2.2 Description of Commands .....	18
2.3 Initialization .....	19
2.4 Power-On Sequence .....	20
2.5 Programmable Impedance Output Buffer .....	20
2.6 PLL Reset .....	20
2.7 Clock Input .....	20
2.8 Mode Register Set Command (MRS) .....	22
2.9 Read & Write configuration (Non Multiplexed Address Mode) .....	23
2.10 Write Operation (WRITE) .....	24
2.11 Read Operation (READ) .....	27
2.12 Refresh Operation: AUTO REFRESH Command (AREF) .....	31
2.13 On-Die Termination .....	32
2.14 Operation with Multiplexed Address .....	35
2.15 Address Mapping in Multiplexed Mode .....	37
2.16 Read& Write configuration in Multiplexed Address Mode .....	38
2.17 Refresh Command in Multiplexed Address Mode .....	38
3. JTAG Specification .....	40
4. Package Drawing .....	47
5. Recommended Soldering Condition .....	48
6. Revision History .....	49

## 1. Electrical Specifications

### Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit	Note
Supply voltage	$V_{EXT}$		−0.3 to +2.8	V	
Supply voltage	$V_{DD}$		−0.3 to +2.1	V	
Output supply voltage,	$V_{DDQ}$	1.8V nominal	−0.3 to +2.1	V	1
Input voltage, Input / Output voltage		1.5V nominal	−0.3 to +1.975	V	1
Input / Output voltage	$V_{IH} / V_{IL}$	1.8V nominal	−0.3 to +2.1	V	1
		1.5V nominal	−0.3 to +1.975	V	1
Junction temperature	$T_j$ MAX.		110	°C	
Storage temperature	$T_{stg}$		−55 to +125	°C	

**Note 1.** The μPD48288209/18/36FF-E support 1.8 V  $V_{DDQ}$  nominal.  
The μPD48288209/18/36FF-EF support 1.5 V  $V_{DDQ}$  nominal.

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### Recommended DC Operating Conditions

0°C ≤  $T_c$  ≤ 95°C; 1.7 V ≤  $V_{DD}$  ≤ 1.9 V, unless otherwise noted

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	$V_{EXT}$		2.38	2.5	2.63	V	1
Supply voltage	$V_{DD}$		1.7	1.8	1.9	V	1
Output supply voltage	$V_{DDQ}$		1.7	1.8	1.9	V	1, 2, 3
			1.4	1.5	1.6	V	1, 3
Reference Voltage	$V_{REF}$		0.49 x $V_{DDQ}$	0.5 x $V_{DDQ}$	0.51 x $V_{DDQ}$	V	1, 4, 5
Termination voltage	$V_{TT}$		0.95 x $V_{REF}$	$V_{REF}$	1.05 x $V_{REF}$	V	1, 6
Input HIGH voltage	$V_{IH(DC)}$		$V_{REF} + 0.1$			V	1
Input LOW voltage	$V_{IL(DC)}$				$V_{REF} - 0.1$	V	1

- Notes**
1. All voltage referenced to  $V_{SS}$  (GND).
  2. During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ .
  3. The μPD48288209/18/36FF-E support 1.8 V  $V_{DDQ}$  nominal.  
The μPD48288209/18/36FF-EF support 1.5 V  $V_{DDQ}$  nominal.
  4. Typically the value of  $V_{REF}$  is expect to be 0.5 x  $V_{DDQ}$  of the transmitting device.  $V_{REF}$  is expected to track variations in  $V_{DDQ}$ .
  5. Peak-to-peak AC noise on  $V_{REF}$  must not exceed ± 2%  $V_{REF(DC)}$ .
  6.  $V_{TT}$  is expected to be set equal to  $V_{REF}$  and must track variations in the DC level of  $V_{REF}$ .

**DC Characteristics**

0°C ≤ T<sub>C</sub> ≤ 95°C; 1.7 V ≤ V<sub>DD</sub> ≤ 1.9 V, unless otherwise noted

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Note
Input leakage current	I <sub>LI</sub>		−5	+5	μA	1,2
Output leakage current	I <sub>LO</sub>		−5	+5	μA	1,2
Reference voltage current	I <sub>REF</sub>		−5	+5	μA	1,2
Output high current	I <sub>OH</sub>	V <sub>OH</sub> = V <sub>DDQ</sub> /2	(V <sub>DDQ</sub> /2) / (1.15 × R <sub>Q</sub> /5)	(V <sub>DDQ</sub> /2) / (0.85 × R <sub>Q</sub> /5)	mA	3,4
Output low current	I <sub>OL</sub>	V <sub>OL</sub> = V <sub>DDQ</sub> /2	(V <sub>DDQ</sub> /2) / (1.15 × R <sub>Q</sub> /5)	(V <sub>DDQ</sub> /2) / (0.85 × R <sub>Q</sub> /5)	mA	3,4

- Notes**
1. Outputs are impedance-controlled. | I<sub>OH</sub> | = (V<sub>DDQ</sub>/2)/(R<sub>Q</sub>/5) for values of 125 Ω ≤ R<sub>Q</sub> ≤ 300 Ω.
  2. Outputs are impedance-controlled. I<sub>OL</sub> = (V<sub>DDQ</sub>/2)/(R<sub>Q</sub>/5) for values of 125 Ω ≤ R<sub>Q</sub> ≤ 300 Ω.
  3. I<sub>OH</sub> and I<sub>OL</sub> are defined as absolute values and are measured at V<sub>DDQ</sub>/2. I<sub>OH</sub> flows from the device, I<sub>OL</sub> flows into the device.
  4. If MRS bit A8 is 0, use R<sub>Q</sub> = 250 Ω in the equation in lieu of presence of an external impedance matched resistor.

**Capacitance (T<sub>A</sub> = 25 °C, f = 1MHz)**

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Address / Control Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	1.5	2.5	pF
I/O, Output, Other capacitance (DQ, DM, QK, QVLD)	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V	3.5	5.0	pF
Clock Input capacitance	C <sub>clk</sub>	V <sub>clk</sub> = 0 V	2.0	3.0	pF
JTAG pins	C <sub>J</sub>	V <sub>J</sub> = 0 V	2.0	5.0	pF

**Remark** These parameters are periodically sampled and not 100% tested.  
Capacitance is not tested on ZQ pin.

**Recommended AC Operating Conditions**

0°C ≤ T<sub>C</sub> ≤ 95°C; 1.7 V ≤ V<sub>DD</sub> ≤ 1.9 V, unless otherwise noted

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Input HIGH voltage	V <sub>IH</sub> (AC)		V <sub>REF</sub> + 0.2		V	1
Input LOW voltage	V <sub>IL</sub> (AC)			V <sub>REF</sub> − 0.2	V	1

- Note 1.** Overshoot: V<sub>IH</sub> (AC) ≤ V<sub>DDQ</sub> + 0.7 V for t ≤ t<sub>CK</sub>/2  
 Undershoot: V<sub>IL</sub> (AC) ≥ − 0.5 V for t ≤ t<sub>CK</sub>/2  
 Control input signals may not have pulse widths less than t<sub>CKH</sub> (MIN.) or operate at cycle rates less than t<sub>CK</sub> (MIN.).

# DC Characteristics

## I<sub>DD</sub> / I<sub>SB</sub> Operating Conditions


Parameter	Symbol	Test condition			MAX.			Unit
					−E25, −EF25	−E33, −EF33	−E50, −EF50	
Standby current	I <sub>SB1</sub>	t <sub>CK</sub> = Idle  All banks idle, no inputs toggling	V <sub>DD</sub>	x36	48	48	48	mA
				x18/x9	48	48	48	
			V <sub>EXT</sub>		26	26	26	
Active standby current	I <sub>SB2</sub>	CS# = HIGH, No commands, half bank / address / data change once every four clock cycles	V <sub>DD</sub>	x36	288	233	189	mA
				x18/x9	288	233	189	
			V <sub>EXT</sub>		26	26	26	
Operating current	I <sub>DD1</sub>	BL=2, sequential bank access, bank transitions once every t <sub>RC</sub> , half address transitions once every t <sub>RC</sub> , read followed by write sequence, continuous data during WRITE commands.	V <sub>DD</sub>	x36	390	350	290	mA
				x18/x9	365	325	265	
			V <sub>EXT</sub>		41	36	36	
Operating current	I <sub>DD2</sub>	BL=4, sequential bank access, bank transitions once every t <sub>RC</sub> , half address transitions once every t <sub>RC</sub> , read followed by write sequence, continuous data during WRITE commands.	V <sub>DD</sub>	x36	415	385	320	mA
				x18/x9	360	340	270	
			V <sub>EXT</sub>		48	42	42	
Operating current	I <sub>DD3</sub>	BL=8, sequential bank access, bank transitions once every t <sub>RC</sub> , half address transitions once every t <sub>RC</sub> , read followed by write sequence, continuous data during WRITE commands.	V <sub>DD</sub>	x36	–	–	–	mA
				x18/x9	400	360	–	
			V <sub>EXT</sub>		55	48	–	
Burst refresh current	I <sub>REF1</sub>	Eight bank cyclic refresh, continuous address/data, command bus remains in refresh for all banks	V <sub>DD</sub>	x36	650	540	400	mA
				x18/x9	650	540	400	
			V <sub>EXT</sub>		133	111	105	
Disturbed refresh current	I <sub>REF2</sub>	Single bank refresh, sequential bank access, half address transitions once every t <sub>RC</sub> , continuous data	V <sub>DD</sub>	x36	320	270	220	mA
				x18/x9	310	260	210	
			V <sub>EXT</sub>		48	42	42	
Operating burst write current	I <sub>DD2W</sub>	BL=2, cyclic bank access, half of address bits change every clock cycle, continuous data, measurement is taken during continuous WRITE	V <sub>DD</sub>	x36	990	870	590	mA
				x18/x9	970	820	550	
			V <sub>EXT</sub>		100	90	69	
Operating burst write current	I <sub>DD4W</sub>	BL=4, cyclic bank access, half of address bits change every two clocks, continuous data, measurement is taken during continuous WRITE	V <sub>DD</sub>	x36	770	610	445	mA
				x18/x9	690	560	410	
			V <sub>EXT</sub>		88	77	63	
Operating burst write current	I <sub>DD8W</sub>	BL=8, cyclic bank access, half of address bits change every four clocks, continuous data, measurement is taken during continuous WRITE	V <sub>DD</sub>	x36	–	–	–	mA
				x18/x9	600	450	–	
			V <sub>EXT</sub>		60	51	–	
Operating burst read current	I <sub>DD2R</sub>	BL=2, cyclic bank access, half of address bits change every clock cycle, measurement is taken during continuous READ	V <sub>DD</sub>	x36	1,030	900	600	mA
				x18/x9	970	840	560	
			V <sub>EXT</sub>		100	90	69	
Operating burst read current	I <sub>DD4R</sub>	BL=4, cyclic bank access, half of address bits change every two clocks, measurement is taken during continuous READ	V <sub>DD</sub>	x36	780	630	455	mA
				x18/x9	720	580	420	
			V <sub>EXT</sub>		88	77	63	
Operating burst read current	I <sub>DD8R</sub>	BL=8, cyclic bank access, half of address bits change every four clocks, measurement is taken during continuous READ	V <sub>DD</sub>	x36	–	–	–	mA
				x18/x9	550	450	–	
			V <sub>EXT</sub>		60	51	–	

- Remarks**
1. IDD specifications are tested after the device is properly initialized.  $0^{\circ}\text{C} \leq T_{\text{C}} \leq 95^{\circ}\text{C}$ ;  $1.7\text{ V} \leq V_{\text{DD}} \leq 1.9\text{ V}$ ,  $2.38\text{ V} \leq V_{\text{EXT}} \leq 2.63\text{ V}$ ,  $1.7\text{ V} \leq V_{\text{DDQ}} \leq 1.9\text{ V}$  (–E),  $1.4\text{ V} \leq V_{\text{DDQ}} \leq 1.6\text{ V}$  (–EF),  $V_{\text{REF}} = V_{\text{DDQ}}/2$
  2.  $t_{\text{CK}} = t_{\text{DK}} = \text{MIN.}$ ,  $t_{\text{RC}} = \text{MIN.}$
  3. Input slew rate is specified in **Recommended DC Operating Conditions** and **Recommended AC Operating Conditions**.
  4. IDD parameters are specified with ODT disabled.
  5. Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycles (twice per clock).
  6. Continuous address is defined as half the address signals between HIGH and LOW every clock cycles (once per clock).
  7. Sequential bank access is defined as the bank address incrementing by one every  $t_{\text{RC}}$ .
  8. Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL=4 this is every other clock.
  9. CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than per clock cycle.


## AC Characteristics

### AC Test Conditions


#### Input waveform



#### Output waveform



#### Output load condition



## AC Characteristics &lt;Read and Write Cycle&gt;

V<sub>DDQ</sub> = 1.8 V

Parameter	Symbol	–E25 (400 MHz)		–E33 (300 MHz)		–E50 (200 MHz)		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock									
Clock cycle time (CK,CK#,DK,DK#)	t <sub>CK</sub> , t <sub>DK</sub>	2.5	5.7	3.3	5.7	5.0	5.7	ns	
Clock frequency (CK,CK#,DK,DK#)	t <sub>CK</sub> , t <sub>DK</sub>	175	400	175	300	175	200	MHz	
Random Cycle time	t <sub>RC</sub>	20		20		20		ns	
Clock Jitter: period	t <sub>JIT PER</sub>	–150	150	–200	200	–250	250	ps	1, 2
Clock Jitter: cycle-to-cycle	t <sub>JIT CC</sub>		300		400		500	ps	
Clock HIGH time (CK,CK#,DK,DK#)	t <sub>CKH</sub> , t <sub>DKH</sub>	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock LOW time (CK,CK#,DK,DK#)	t <sub>CKL</sub> , t <sub>DKL</sub>	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock to input data clock	t <sub>CKDK</sub>	–0.3	0.5	–0.3	1.0	–0.3	1.5	ns	
Mode register set cycle time to any command	t <sub>MRSC</sub>	6		6		6		Cycle	
PLL Lock time	t <sub>CK Lock</sub>	15		15		15		μs	
Clock static to PLL reset	t <sub>CK Reset</sub>	30		30		30		ns	
Output Times									
Output data clock HIGH time	t <sub>QKH</sub>	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CKH</sub>	
Output data clock LOW time	t <sub>QKL</sub>	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CKL</sub>	
QK edge to clock edge skew	t <sub>CKQK</sub>	–0.25	0.25	–0.3	0.3	–0.5	0.5	ns	
QK edge to output data edge	t <sub>QKQ0</sub> , t <sub>QKQ1</sub>	–0.2	0.2	–0.25	0.25	–0.3	0.3	ns	3, 5
QK edge to any output data	t <sub>QKQ</sub>	–0.3	0.3	–0.35	0.35	–0.4	0.4	ns	4, 5
QK edge to QVLD	t <sub>QKVLD</sub>	–0.3	0.3	–0.35	0.35	–0.4	0.4	ns	
Setup Times									
Address/command and input	t <sub>AS</sub> /t <sub>CS</sub>	0.4		0.5		0.8		ns	
Data-in and data mask to DK	t <sub>DS</sub>	0.25		0.3		0.4		ns	
Hold Times									
Address/command and input	t <sub>AH</sub> /t <sub>CH</sub>	0.4		0.5		0.8		ns	
Data-in and data mask to DK	t <sub>DH</sub>	0.25		0.3		0.4		ns	

**Notes** 1. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

2. Frequency drift is not allowed.

3. t<sub>QKQ0</sub> is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18.

t<sub>QKQ1</sub> is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.

4. t<sub>QKQ</sub> takes into account the skew between any QKx and any DQ.

5. t<sub>QKQ</sub>, t<sub>QKQX</sub> are guaranteed by design.

**Remark** All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with V<sub>REF</sub> of the command, address, and data signals.

## AC Characteristics &lt;Read and Write Cycle&gt;

V<sub>DDQ</sub> = 1.5 V

Parameter	Symbol	–EF25 (400 MHz)		–EF33 (300 MHz)		–EF50 (200 MHz)		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock									
Clock cycle time (CK,CK#,DK,DK#)	t <sub>CK</sub> , t <sub>DK</sub>	2.5	5.7	3.3	5.7	5.0	5.7	ns	
Clock frequency (CK,CK#,DK,DK#)	t <sub>CK</sub> , t <sub>DK</sub>	175	400	175	300	175	200	MHz	
Random Cycle time	t <sub>RC</sub>	20		20		20		ns	
Clock Jitter: period	t <sub>JIT PER</sub>	–150	150	–200	200	–250	250	ps	1, 2
Clock Jitter: cycle-to-cycle	t <sub>JIT CC</sub>		300		400		500	ps	
Clock HIGH time (CK,CK#,DK,DK#)	t <sub>CKH</sub> , t <sub>DKH</sub>	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock LOW time (CK,CK#,DK,DK#)	t <sub>CKL</sub> , t <sub>DKL</sub>	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock to input data clock	t <sub>CKDK</sub>	–0.3	0.5	–0.3	1.0	–0.3	1.5	ns	
Mode register set cycle time to any command	t <sub>MRSC</sub>	6		6		6		Cycle	
PLL Lock time	t <sub>CK Lock</sub>	15		15		15		μs	
Clock static to PLL reset	t <sub>CK Reset</sub>	30		30		30		ns	
Output Times									
Output data clock HIGH time	t <sub>QKH</sub>	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CKH</sub>	
Output data clock LOW time	t <sub>QKL</sub>	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CKL</sub>	
QK edge to clock edge skew	t <sub>CKQK</sub>	–0.25	0.25	–0.3	0.3	–0.5	0.5	ns	
QK edge to output data edge	t <sub>QKQ0</sub> , t <sub>QKQ1</sub>	–0.2	0.2	–0.25	0.25	–0.3	0.3	ns	3, 5
QK edge to any output data	t <sub>QKQ</sub>	–0.3	0.3	–0.35	0.35	–0.4	0.4	ns	4, 5
QK edge to QVLD	t <sub>QKVLD</sub>	–0.3	0.3	–0.35	0.35	–0.4	0.4	ns	
Setup Times									
Address/command and input	t <sub>AS</sub> /t <sub>CS</sub>	0.4		0.5		0.8		ns	
Data-in and data mask to DK	t <sub>DS</sub>	0.25		0.3		0.4		ns	
Hold Times									
Address/command and input	t <sub>AH</sub> /t <sub>CH</sub>	0.4		0.5		0.8		ns	
Data-in and data mask to DK	t <sub>DH</sub>	0.25		0.3		0.4		ns	

**Notes** 1. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

2. Frequency drift is not allowed.

3. t<sub>QKQ0</sub> is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18.

t<sub>QKQ1</sub> is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.


4. t<sub>QKQ</sub> takes into account the skew between any QKx and any DQ.

5. t<sub>QKQ</sub>, t<sub>QKQX</sub> are guaranteed by design.

**Remark** All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with V<sub>REF</sub> of the command, address, and data signals.



Figure 1-1. Clock / Input Data Clock Command / Address Timings



## Temperature and Thermal Impedance

### Temperature Limits

Parameter	Symbol	MIN.	MAX.	Unit	Note
Reliability junction temperature	$T_J$	0	+110	°C	1
Operating junction temperature	$T_J$	0	+100	°C	2
Operating case temperature	$T_C$	0	+95	°C	3

**Notes 1.** Temperatures greater than 110°C may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or above this is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability of the part.

**2.** Junction temperature depends upon cycle time, loading, ambient temperature, and airflow.

**3.** MAX operating case temperature;  $T_C$  is measured in the center of the package. Device functionality is not guaranteed if the device exceeds maximum  $T_C$  during operation.

### Thermal Impedance

Substrate	Ball	$\theta_{ja}$ (°C/W)			$\theta_{jb}$ (°C/W)	$\theta_{jc}$ (°C/W)
		Air Flow = 0 m/s	Air Flow = 1 m/s	Air Flow = 2 m/s		
4 - Layer	Lead	32.4	26.8	24.6	23.0	1.8
8 - Layer	Lead	26.5	22.3	20.8	16.8	1.8
4 - Layer	Lead free	32.1	26.6	24.4	22.7	1.8
8 - Layer	Lead free	26.3	22.1	20.6	16.6	1.8

## 2. Operation

### 2.1 Command Operation

According to the functional signal description, the following command sequences are possible. All input states or sequences not shown are illegal or reserved. All command and address inputs must meet setup and hold times around the rising edge of CK.

**Table 2-1. Address Widths at Different Burst Lengths**

Burst Length	Configuration		
	x36	x18	x9
BL=2	A0–A18	A0–A19	A0–A20
BL=4	A0–A17	A0–A18	A0–A19
BL=8	NA	A0–A17	A0–A18

**Table 2-2. Command Table**

Operation	Code	CS#	WE#	REF#	A0–An <sup>Note1</sup>	BA0–BA2	Note
Device DESELECT / No Operation	DESEL / NOP	H	X	X	X	X	
MRS: Mode Register Set	MRS	L	L	L	OPCODE	X	2
READ	READ	L	H	H	A	BA	3
WRITE	WRITE	L	L	H	A	BA	3
AUTO REFRESH	AREF	L	H	L	X	BA	

**Notes** 1. n = 20.

2. Only A0–A17 are used for the MRS command.

3. See **Table 2-1**.

**Remark** X = “Don’t Care”, H = logic HIGH, L = logic LOW, A = valid address, BA = valid bank address

### 2.2 Description of Commands

#### DESEL / NOP<sup>Note1</sup>

The NOP command is used to perform a no operation to the μPD48288209/18/36, which essentially deselects the chip. Use the NOP command to prevent unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. Output values depend on command history.

#### MRS

The mode register is set via the address inputs A0–A17. See **Figure 2-5. Mode Register Bit Map** for further information. The MRS command can only be issued when all banks are idle and no bursts are in progress.

#### READ

The READ command is used to initiate a burst read access to a bank. The value on the BA0–BA2 inputs selects the bank, and the address provided on inputs A0–A20 selects the data location within the bank.

#### WRITE

The WRITE command is used to initiate a burst write access to a bank. The value on the BA0–BA2 inputs selects the bank, and the address provided on inputs A0–A20 selects the data location within the bank. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal

is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (i.e., this part of the data word will not be written).

## AREF

The AREF is used during normal operation of the μPD48288209/18/36 to refresh the memory content of a bank. The command is non-persistent, so it must be issued each time a refresh is required. The value on the BA0–BA2 inputs selects the bank. The refresh address is generated by an internal refresh controller, effectively making each address bit a “Don’t Care” during the AREF command. The μPD48288209/18/36 requires 64K cycles at an average periodic interval of  $0.49 \mu\text{s}$  <sup>Note2</sup> (MAX.). To improve efficiency, eight AREF commands (one for each bank) can be posted to μPD48288209/18/36 at periodic intervals of  $3.9 \mu\text{s}$  <sup>Note3</sup>.

Within a period of 32 ms, the entire memory must be refreshed. The delay between the AREF command and a subsequent command to same bank must be at least  $t_{\text{RC}}$  as continuous refresh. Other refresh strategies, such as burst refresh, are also possible.

**Notes** 1. When the chip is deselected, internal NOP commands are generated and no commands are accepted.

2. Actual refresh is  $32 \text{ ms} / 8\text{k} / 8 = 0.488 \mu\text{s}$ .

3. Actual refresh is  $32 \text{ ms} / 8\text{k} = 3.90 \mu\text{s}$ .

## 2.3 Initialization

The μPD48288209/18/36 must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device. The following sequence is used for Power-Up:


1. Apply power ( $V_{\text{EXT}}$ ,  $V_{\text{DD}}$ ,  $V_{\text{DDQ}}$ ,  $V_{\text{REF}}$ ,  $V_{\text{TT}}$ ) and start clock as soon as the supply voltages are stable. Apply  $V_{\text{DD}}$  and  $V_{\text{EXT}}$  before or at the same time as  $V_{\text{DDQ}}$ . Apply  $V_{\text{DDQ}}$  before or at the same time as  $V_{\text{REF}}$  and  $V_{\text{TT}}$ . Although there is no timing relation between  $V_{\text{EXT}}$  and  $V_{\text{DD}}$ , the chip starts the power-up sequence only after both voltages are at their nominal levels.  $V_{\text{DDQ}}$  supply must not be applied before  $V_{\text{DD}}$  supply.  $\text{CK}/\text{CK}\#$  must meet  $V_{\text{ID(DC)}}$  prior to being applied. Maintain all remaining balls in NOP conditions.

**Note** No rule of apply power sequence is the design target.

2. Maintain stable conditions for  $200 \mu\text{s}$  (MIN.).
3. Issue three or more back-to-back and clock consecutive MRS commands: two dummies plus one valid MRS. It is recommended that the dummy MRS commands are the same value as the desired MRS.
4.  $t_{\text{MRSC}}$  after valid MRS, an AUTO REFRESH command to all 8 banks must be issued and wait for  $15 \mu\text{s}$  with  $\text{CK}/\text{CK}\#$  toggling in order to lock the PLL prior to normal operation.
5. After  $t_{\text{RC}}$ , the chip is ready for normal operation.

## 2.4 Power-On Sequence

Figure 2-1. Power-Up Sequence



**Notes 1.** Recommended all address pins held LOW during dummy MRS commands.

**2.** A10-A17 must be LOW.

**Remark** MRS : MRS command  
 RFp : REFRESH bank p  
 AC : Any command

## 2.5 Programmable Impedance Output Buffer

The  $\mu$ PD48288209/18/36 is equipped with programmable impedance output buffers. This allows a user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (RQ) is connected between the ZQ ball and V<sub>SS</sub>. The value of the resistor must be five times the desired impedance. For example, a 300  $\Omega$  resistor is required for an output impedance of 60  $\Omega$ . To ensure that output impedance is one fifth the value of RQ (within 15 percent), the range of RQ is 125  $\Omega$  to 300  $\Omega$ . Output impedance updates may be required because, over time, variations may occur in supply voltage and temperature. The device samples the value of RQ. An impedance update is transparent to the system and does not affect device operation. All data sheet timing and current specifications are met during an update.

## 2.6 PLL Reset


The  $\mu$ PD48288209/18/36 utilizes internal Phase-locked loops for maximum output, data valid windows. It can be placed into a stopped-clock state to minimize power with a modest restart time of 15  $\mu$ s. The clock (CK/CK#) must be toggled for 15  $\mu$ s in order to stabilize PLL circuits for next READ operation.

## 2.7 Clock Input

Table 2-3. Clock Input Operation Conditions

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Clock Input Voltage Level	V <sub>IN (DC)</sub>	CK and CK#	-0.3	V <sub>DDQ</sub> + 0.3	V	
Clock Input Differential Voltage Level	V <sub>ID (DC)</sub>	CK and CK#	0.2	V <sub>DDQ</sub> + 0.6	V	8
Clock Input Differential Voltage Level	V <sub>ID (AC)</sub>	CK and CK#	0.4	V <sub>DDQ</sub> + 0.6	V	8
Clock Input Crossing Point Voltage Level	V <sub>IX (AC)</sub>	CK and CK#	V <sub>DDQ</sub> /2 - 0.15	V <sub>DDQ</sub> /2 + 0.15	V	9

Figure 2-2. Clock Input



**Notes** 1. DKx and DKx# have the same requirements as CK and CK#.


2. All voltages referenced to  $V_{SS}$ .
3. Tests for AC timing, IDD and electrical AC and DC characteristics may be conducted at normal reference/supply voltage levels; but the related specifications and device operations are tested for the full voltage range specified.
4. AC timing and IDD tests may use a  $V_{IL}$  to  $V_{IH}$  swing of up to 1.5 V in the test environment, but input timing is still referenced to  $V_{REF}$  (or the crossing point for CK/CK#), and parameters specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2V/ns in the range between  $V_{IL(AC)}$  and  $V_{IH(AC)}$ .
5. The AC and DC input level specifications are as defined in the HSTL Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above[below] the DC input LOW[HIGH] level).
6. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signal other than CK/CK# is  $V_{REF}$ .
7. CK and CK# input slew rate must be  $\geq 2V/ns$  ( $\geq 4V/ns$  if measured differentially).
8.  $V_{ID}$  is the magnitude of the difference between the input level on CK and input level on CK#.
9. The value of  $V_{IX}$  is expected to equal  $V_{DDQ}/2$  of the transmitting device and must track variations in the DC level of the same.
10. CK and CK# must cross within the region.
11. CK and CK# must meet at least  $V_{ID(DC)}$  (MIN.) when static and centered around  $V_{DDQ}/2$ .
12. Minimum peak-to-peak swing.

## 2.8 Mode Register Set Command (MRS)

The mode register stores the data for controlling the operating modes of the memory. It programs the μPD48288209/18/36 configuration, burst length, and I/O options. During a MRS command, the address inputs A0–A17 are sampled and stored in the mode register.  $t_{MRSC}$  must be met before any command can be issued to the μPD48288209/18/36. The mode register may be set at any time during device operation. However, any pending operations are not guaranteed to successfully complete.


Since MRS is used for internal test mode entry, the designated bit at **Figure 2-5. Mode Register Bit Map** and **Figure 2-27. Mode Register Set Command in Multiplexed Address Mode** should be set.

**Figure 2-3. Mode Register Set Timing**




**Remark** MRS : MRS command  
AC : any command

**Figure 2-4. Mode Register Set**



**Remark** COD: code to be loaded into the register.

Figure 2-5. Mode Register Bit Map



**Notes 1.** Bits A10–A17 must be set to all '0'. A18–An are “Don't Care”.

**2.** BL=8 is not available for configuration 1.

**3.** ±30% temperature variation.

**4.** Within 15%.

## 2.9 Read & Write configuration (Non Multiplexed Address Mode)

**Table 2-4** shows, for different operating frequencies, the different μPD48288209/18/36 configurations that can be programmed into the mode register. The READ and WRITE latency ( $t_{RL}$  and  $t_{WL}$ ) values along with the row cycle times ( $t_{RC}$ ) are shown in clock cycles as well as in nanoseconds. The shaded areas correspond to configurations that are not allowed.

Table 2-4. Configuration Table

Frequency	Symbol	Configuration			Unit
		1 Note	2	3	
	$t_{RC}$	4	6	8	Cycles
	$t_{RL}$	4	6	8	Cycles
	$t_{WL}$	5	7	9	Cycles
400MHz	$t_{RC}$			20.0	ns
	$t_{RL}$			20.0	ns
	$t_{WL}$			22.5	ns
300MHz	$t_{RC}$		20.0	26.7	ns
	$t_{RL}$		20.0	26.7	ns
	$t_{WL}$		23.3	30.0	ns
200MHz	$t_{RC}$	20.0	30.0	40.0	ns
	$t_{RL}$	20.0	30.0	40.0	ns
	$t_{WL}$	25.0	35.0	45.0	ns

**Note** BL=8 is not available for configuration 1.


## 2.10 Write Operation (WRITE)

Write accesses are initiated with a WRITE command, as shown in **Figure 2-6**. Row and bank addresses are provided together with the WRITE command. During WRITE commands, data will be registered at both edges of DK according to the programmed burst length (BL). A WRITE latency (WL) one cycle longer than the programmed READ latency (RL + 1) is present, with the first valid data registered at the first rising DK edge WL cycles after the WRITE command.

Any WRITE burst may be followed by a subsequent READ command. **Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1** and **Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1** illustrate the timing requirements for a WRITE followed by a READ for bursts of two and four, respectively.

Setup and hold times for incoming input data relative to the DK edges are specified as  $t_{DS}$  and  $t_{DH}$ . The input data is masked if the corresponding DM signal is HIGH. The setup and hold times for data mask are also  $t_{DS}$  and  $t_{DH}$ .

**Figure 2-6. WRITE Command**



**Remark** A : Address

BA : Bank address

**Figure 2-7. Basic WRITE Burst / DM Timing**






Figure 2-8. WRITE Burst Basic Sequence: BL=2, RL=4, WL=5, Configuration 1





Figure 2-9. WRITE Burst Basic Sequence: BL=4, RL=4, WL=5, Configuration 1



**Remarks 1.** WR : WRITE command

A/BAp: Address A of bank p

WL : WRITE latency

Dpq : Data q to bank p

2. Any free bank may be used in any given command. The sequence shown is only one example of a bank sequence.

Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1





Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1



**Remark** WR : WRITE command  
 RD : READ command  
 A/BAp : Address A of bank p  
 WL : WRITE latency  
 RL : READ latency  
 Dpq : Data q to bank p  
 Qpq : Data q from bank p

## 2.11 Read Operation (READ)

Read accesses are initiated with a READ command, as shown in **Figure 2-12**. Row and bank addresses are provided with the READ command.

During READ bursts, the memory device drives the read data edge-aligned with the QK signal. After a programmable READ latency, data is available at the outputs. The data valid signal indicates that valid data will be present in the next half clock cycle.


The skew between QK and the crossing point of CK is specified as  $t_{CKQK}$ .  $t_{QKQ0}$  is the skew between QK0 and the last valid data edge considered the data generated at the DQ0–DQ17 in x36 and DQ0–DQ8 in x18 data signals.  $t_{QKQ1}$  is the skew between QK1 and the last valid data edge considered the data generated at the DQ18–DQ35 in x36 and DQ9–DQ17 in x18 data signals.  $t_{QKQx}$  is derived at each QKx clock edge and is not cumulative over time.

After completion of a burst, assuming no other commands have been initiated, DQ will go High-Z. Back-to-back READ commands are possible, producing a continuous flow of output data.

Minimum READ data valid window can be expressed as  $\text{MIN.}(t_{QKH}, t_{QKL}) - 2 \times \text{MAX.}(t_{QKQx})$


Any READ burst may be followed by a subsequent WRITE command. **Figure 2-16. READ followed by WRITE, BL=2, RL=4, WL=5, Configuration 1** and **Figure 2-17. READ followed by WRITE, BL=4, RL=4, WL=5, Configuration 1** illustrate the timing requirements for a READ followed by a WRITE.

**Figure 2-12. READ Command**



**Remark** A : Address  
BA : Bank address

Figure 2-13. Basic READ Burst Timing



**Note 1.** Minimum READ data valid window can be expressed as  $\text{MIN.}(t_{QKH}, t_{QKL}) - 2 \times \text{MAX.}(t_{QKQx})$   
 $t_{CKH}$  and  $t_{CKL}$  are recommended to have 50% / 50% duty.

- Remarks 1.**  $t_{QKQ0}$  is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18.  
 $t_{QKQ1}$  is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.
2.  $t_{QKQ}$  takes into account the skew between any QKx and any DQ.
  3.  $t_{CKQK}$  is specified as CK rising edge to QK rising edge.

Figure 2-14. READ Burst Basic Sequence: BL=2, RL=4, Configuration 1





Figure 2-15. READ Burst Basic Sequence: BL=4, RL=4, Configuration 1



**Remark** RD : READ command  
 A/BAp: Address A of bank p  
 RL : READ latency  
 Qpq : Data q from bank p

Figure 2-16. READ followed by WRITE, BL=2, RL=4, WL=5, Configuration 1





Figure 2-17. READ followed by WRITE, BL=4, RL=4, WL=5, Configuration 1




**Remark** WR : WRITE command  
RD : READ command  
A/BAp : Address A of bank p  
WL : WRITE latency  
RL : READ latency  
Dpq : Data q to bank p  
Qpq : Data q from bank p

## 2.12 Refresh Operation: AUTO REFRESH Command (AREF)

AREF is used to perform a REFRESH cycle on one row in a specific bank. The row addresses are generated by an internal refresh counter; external address balls are “Don’t Care.” The delay between the AREF command and a subsequent command to the same bank must be at least  $t_{RC}$ .


Within a period of 32 ms ( $t_{REF}$ ), the entire memory must be refreshed. **Figure 2-19** illustrates an example of a continuous refresh sequence. Other refresh strategies, such as burst refresh, are also possible.

**Figure 2-18. AUTO REFRESH Command**



**Remark** BA: Bank address

**Figure 2-19. AUTO REFRESH Cycle**



**Remarks 1.** ACx : Any command on bank x

ARFx: Auto refresh bank x

ACy : Any command on different bank.

**2.**  $t_{RC}$  is configuration-dependent. Refer to **Table 2-4. Configuration Table**.

## 2.13 On-Die Termination

On-die termination (ODT) is enabled by setting A9 to “1” during an MRS command. With ODT on, all the DQs and DM are terminated to  $V_{TT}$  with a resistance  $R_{TT}$ . The command, address, and clock signals are not terminated. **Figure 2-20** below shows the equivalent circuit of a DQ receiver with ODT. ODTs are dynamically switched off during READ commands and are designed to be off prior to the μPD48288209/18/36 driving the bus. Similarly, ODTs are designed to switch on after the μPD48288209/18/36 has issued the last piece of data.

**Table 2-5. On-Die Termination DC Parameters**


Description	Symbol	MIN.	MAX.	Units	Note
Termination voltage	$V_{TT}$	$0.95 \times V_{REF}$	$1.05 \times V_{REF}$	V	1, 2
On-Die termination	$R_{TT}$	125	185	Ω	3

**Notes** 1. All voltages referenced to  $V_{SS}$  (GND).


2.  $V_{TT}$  is expected to be set equal to  $V_{REF}$  and must track variations in the DC level of  $V_{REF}$ .

3. The  $R_{TT}$  value is measured at 95°C  $T_C$ .

**Figure 2-20. On- Die Termination-Equivalent Circuit**



**Figure 2-21. READ Burst with ODT: BL=2, Configuration 1**



**Remark** RD : READ command  
A/BAp : Address A of bank p  
RL : READ latency  
Qpq : Data q from bank p



Figure 2-22. READ NOP READ with ODT: BL=2, Configuration 1





Figure 2-23. READ NOP NOP READ with ODT: BL=2, Configuration 1



**Remark** RD : READ command  
A/BAp: Address A of bank p  
RL : READ latency  
Qpq : Data q from bank p

Figure 2-24. READ followed by WRITE with ODT: BL=2, Configuration 1





Figure 2-25. WRITE followed by READ with ODT: BL=2, Configuration 1




**Remark** RD : READ command  
 WR : WRITE command  
 A/BAp: Address A of bank p  
 RL : READ latency  
 WL : WRITE latency  
 Qpq : Data q from bank p  
 Dpq : Data q to bank p

## 2.14 Operation with Multiplexed Address

In multiplexed address mode, the address can be provided to the μPD48288209/18/36 in two parts that are latched into the memory with two consecutive rising clock edges. This provides the advantage that a maximum of 11 address balls are required to control the μPD48288209/18/36, reducing the number of balls on the controller side. The data bus efficiency in continuous burst mode is not affected for BL=4 and BL=8 since at least two clocks are required to read the data out of the memory. The bank addresses are delivered to the μPD48288209/18/36 at the same time as the WRITE command and the first address part, Ax.


This option is available by setting bit A5 to “1” in the mode register. Once this bit is set, the READ, WRITE, and MRS commands follow the format described in **Figure 2-26**. See **Figure 2-28. Power-Up Sequence in Multiplexed Address Mode** for the power-up sequence.

**Figure 2-26. Command Description in Multiplexed**



- Remarks 1.** Ax, Ay: Address  
BA : Bank Address
- 2.** The minimum setup and hold times of the two address parts are defined  $t_{AS}$  and  $t_{AH}$ .


Figure 2-27. Mode Register Set Command in Muxed Address Mode



- Notes**
- Bits A10–A17 must be set to all '0'.
  - BL=8 is not available for configuration 1.
  - ±30% temperature variation.
  - Within 15%.

**Remark** The address A0, A3, A4, A5, A8, and A9 must be set as follows in order to activate the mode register in the multiplexed address mode.

Figure 2-28. Power-Up Sequence in Muxed Address Mode



- Notes**
- Recommended all address pins held LOW during dummy MRS command.
  - A10-A17 must be LOW.
  - Address A5 must be set HIGH (muxed address mode setting when μPD48288209/18/36 is in normal mode of operation).
  - Address A5 must be set HIGH (muxed address mode setting when μPD48288209/18/36 is already in muxed address mode).

**Remark** MRS : MRS command  
 RFp : REFRESH Bank p  
 AC : any command

## 2.15 Address Mapping in Multiplexed Mode

The address mapping is described in **Table 2-6** as a function of data width and burst length.

**Table 2-6. Address Mapping in Multiplexed Address Mode**

Data Width	Burst Length	Ball	Address										
			A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
x36	BL=2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15
	BL=4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	X
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15
x18	BL=2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	BL=4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15
	BL=8	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	X
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15
x9	BL=2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	A20	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	BL=4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	BL=8	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15

**Remark** X means "Don't care".

## 2.16 Read & Write configuration in Multiplexed Address Mode

In multiplexed address mode, the READ and WRITE latencies are increased by one clock cycle. The μPD48288209/18/36 cycle time remains the same, as described in **Table 2-7**.

**Table 2-7. Configuration in Multiplexed Address Mode**


Frequency	Symbol	Configuration			Unit
		1 <sup>Note</sup>	2	3	
	t <sub>RC</sub>	4	6	8	Cycles
	t <sub>RL</sub>	5	7	9	Cycles
	t <sub>WL</sub>	6	8	10	Cycles
400MHz	t <sub>RC</sub>			20.0	ns
	t <sub>RL</sub>			22.5	ns
	t <sub>WL</sub>			25.0	ns
300MHz	t <sub>RC</sub>		20.0	26.7	ns
	t <sub>RL</sub>		23.3	30.0	ns
	t <sub>WL</sub>		26.7	33.3	ns
200MHz	t <sub>RC</sub>	20.0	30.0	40.0	ns
	t <sub>RL</sub>	25.0	35.0	45.0	ns
	t <sub>WL</sub>	30.0	40.0	50.0	ns

**Note** BL=8 is not available for configuration 1.

## 2.17 Refresh Command in Multiplexed Address Mode

Similar to other commands, the refresh command is executed on the next rising clock edge when in the multiplexed address mode. However, since only bank address is required for AREF, the next command can be applied on the following clock. The operation of the AREF command and any other command is represented in **Figure 2-29**.

**Figure 2-29. Burst REFRESH Operation**



**Remark** AREF : AUTO REFRESH

AC : Any command

Ax : First part Ax of address

Ay : Second part Ay of address

BAp : Bank p is chosen so that t<sub>RC</sub> is met.

Figure 2-30. WRITE Burst Basic Sequence: BL=4, with Multiplexed Addresses, Configuration 1





Figure 2-31. READ Burst Basic Sequence: BL=4, with Multiplexed Addresses, Configuration 1, RL=5



**Remark** WR : WRITE command  
 RD : READ command  
 Ax/BAp: Address Ax of bank p  
 Ay : Address Ay of bank p  
 Dpq : Data q to bank p  
 Qpq : Data q from bank p  
 WL : WRITE latency  
 RL : READ latency

### 3. JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

**Table 3-1. Test Access Port (TAP) Pins**

Pin name	Pin assignments	Description
TCK	12A	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	11A	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	12V	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	11V	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.

**Remark** The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the POWER-UP.

**Table 3-2. JTAG DC Characteristics (0°C ≤ T<sub>c</sub> ≤ 95°C, 1.7 V ≤ V<sub>DD</sub> ≤ 1.9 V, unless otherwise noted)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
JTAG Input leakage current	I <sub>LI</sub>	0 V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	−5.0	+5.0	μA
JTAG I/O leakage current	I <sub>LO</sub>	0 V ≤ V <sub>IN</sub> ≤ V <sub>DDQ</sub> , Outputs disabled	−5.0	+5.0	μA
JTAG input HIGH voltage	V <sub>IH</sub>		V <sub>REF</sub> + 0.15	V <sub>DD</sub> + 0.3	V
JTAG input LOW voltage	V <sub>IL</sub>		V <sub>SSQ</sub> − 0.3	V <sub>REF</sub> − 0.15	V
JTAG output HIGH voltage	V <sub>OH1</sub>	I <sub>OH1</sub>   = 100 μA	V <sub>DDQ</sub> − 0.2		V
	V <sub>OH2</sub>	I <sub>OH2</sub>   = 2 mA	V <sub>DDQ</sub> − 0.4		V
JTAG output LOW voltage	V <sub>OL1</sub>	I <sub>OL1</sub> = 100 μA		0.2	V
	V <sub>OL2</sub>	I <sub>OL2</sub> = 2 mA		0.4	V

**Note 1.** All voltages referenced to V<sub>SS</sub> (GND).

**2.** Overshoot: V<sub>IH (AC)</sub> ≤ V<sub>DD</sub> + 0.7 V for t ≤ t<sub>CK</sub>/2.


Undershoot: V<sub>IL (AC)</sub> ≥ −0.5 V for t ≤ t<sub>CK</sub>/2.

During normal operation, V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.




## JTAG AC Test Conditions

### Input waveform (Rise / Fall time $\leq 0.3$ ns)



### Output waveform



### Output load condition





Table 3-3. JTAG AC Characteristics ( $0^{\circ}\text{C} \leq T_c \leq 95^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Clock						
Clock cycle time	$t_{\text{THTH}}$		20		ns	
Clock frequency	$f_{\text{TF}}$			50	MHz	
Clock HIGH time	$t_{\text{HTL}}$		10		ns	
Clock LOW time	$t_{\text{TLTH}}$		10		ns	
Output time						
TCK LOW to TDO unknown	$t_{\text{TLOX}}$		0		ns	
TCK LOW to TDO valid	$t_{\text{TLOV}}$			10	ns	
Setup time						
TMS setup time	$t_{\text{MVTH}}$		5		ns	
TDI valid to TCK HIGH	$t_{\text{DVTH}}$		5		ns	
Capture setup time	$t_{\text{CSJ}}$		5		ns	1
Hold time						
TMS hold time	$t_{\text{THMX}}$		5		ns	
TCK HIGH to TDI invalid	$t_{\text{THDX}}$		5		ns	
Capture hold time	$t_{\text{CHJ}}$		5		ns	1

**Note 1.**  $t_{\text{CSJ}}$  and  $t_{\text{CHJ}}$  refer to the setup and hold time requirements of latching data from the boundary scan register.

### JTAG Timing Diagram



**Table 3-4. Scan Register Definition (1)**

Register name	Description
Instruction register	The 8 bit instruction registers hold the instructions that are executed by the TAP controller. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible. The bypass register is set LOW ( $V_{SS}$ ) when the bypass instruction is executed.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register.  The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

**Table 3-5. Scan Register Definition (2)**

Register name	Bit size	Unit
Instruction register	8	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	113	bit

**Table 3-6. ID Register Definition**

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD48288209	32M x 9	0000	0001 0000 1010 0111	00000010000	1
μPD48288218	16M x 18	0001	0001 0000 1010 0111	00000010000	1
μPD48288236	8M x 36	0010	0001 0000 1010 0111	00000010000	1

Table 3-7. SCAN Exit Order

Bit no.	Signal name			Bump ID
	x9	x18	x36	
1	DK	DK	DK1	K1
2	DK#	DK#	DK1#	K2
3	CS#	CS#	CS#	L2
4	REF#	REF#	REF#	L1
5	WE#	WE#	WE#	M1
6	A17	A17	A17	M3
7	A16	A16	A16	M2
8	A18	A18	A18	N1
9	A15	A15	A15	P1
10	DNU	DQ14	DQ25	N3
11	DNU	DQ14	DQ25	N3
12	DNU	DNU	DQ24	N2
13	DNU	DNU	DQ24	N2
14	DNU	DQ15	DQ23	P3
15	DNU	DQ15	DQ23	P3
16	DNU	DNU	DQ22	P2
17	DNU	DNU	DQ22	P2
18	DNU	QK1	QK1	R2
19	DNU	QK1#	QK1#	R3
20	DNU	DNU	DQ20	T2
21	DNU	DNU	DQ20	T2
22	DNU	DQ16	DQ21	T3
23	DNU	DQ16	DQ21	T3
24	DNU	DNU	DQ18	U2
25	DNU	DNU	DQ18	U2
26	DNU	DQ17	DQ19	U3
27	DNU	DQ17	DQ19	U3
28	ZQ	ZQ	ZQ	V2
29	DQ8	DQ13	DQ27	U10
30	DQ8	DQ13	DQ27	U10
31	DNU	DNU	DQ26	U11
32	DNU	DNU	DQ26	U11
33	DQ7	DQ12	DQ29	T10
34	DQ7	DQ12	DQ29	T10
35	DNU	DNU	DQ28	T11
36	DNU	DNU	DQ28	T11
37	DQ6	DQ11	DQ31	R10
38	DQ6	DQ11	DQ31	R10
39	DNU	DNU	DQ30	R11
40	DNU	DNU	DQ30	R11
41	DNU	DNU	DQ32	P11
42	DNU	DNU	DQ32	P11
43	DQ5	DQ10	DQ33	P10
44	DQ5	DQ10	DQ33	P10
45	DNU	DNU	DQ34	N11
46	DNU	DNU	DQ34	N11
47	DQ4	DQ9	DQ35	N10
48	DQ4	DQ9	DQ35	N10
49	DM	DM	DM	P12
50	A19	A19	(A19)	N12
51	A11	A11	A11	M11
52	A12	A12	A12	M10
53	A10	A10	A10	M12
54	A13	A13	A13	L12
55	A14	A14	A14	L11
56	BA1	BA1	BA1	K11
57	CK#	CK#	CK#	K12
58	CK	CK	CK	J12
59	BA0	BA0	BA0	J11
60	A4	A4	A4	H11
61	A3	A3	A3	H12
62	A0	A0	A0	G12
63	A2	A2	A2	G10
64	A1	A1	A1	G11
65	A20	(A20)	(A20)	E12
66	QVLD	QVLD	QVLD	F12
67	DQ3	DQ3	DQ7	F10
68	DQ3	DQ3	DQ7	F10
69	DNU	DNU	DQ6	F11
70	DNU	DNU	DQ6	F11
71	DQ2	DQ2	DQ5	E10
72	DQ2	DQ2	DQ5	E10
73	DNU	DNU	DQ4	E11
74	DNU	DNU	DQ4	E11
75	QK0	QK0	QK0	D11
76	QK0#	QK0#	QK0#	D10
77	DNU	DNU	DQ2	C11
78	DNU	DNU	DQ2	C11
79	DQ1	DQ1	DQ3	C10
80	DQ1	DQ1	DQ3	C10
81	DNU	DNU	DQ0	B11
82	DNU	DNU	DQ0	B11
83	DQ0	DQ0	DQ1	B10
84	DQ0	DQ0	DQ1	B10
85	DNU	DQ4	DQ9	B3
86	DNU	DQ4	DQ9	B3
87	DNU	DNU	DQ8	B2
88	DNU	DNU	DQ8	B2
89	DNU	DQ5	DQ11	C3
90	DNU	DQ5	DQ11	C3
91	DNU	DNU	DQ10	C2
92	DNU	DNU	DQ10	C2
93	DNU	DQ6	DQ13	D3
94	DNU	DQ6	DQ13	D3
95	DNU	DNU	DQ12	D2
96	DNU	DNU	DQ12	D2
97	DNU	DNU	DQ14	E2
98	DNU	DNU	DQ14	E2
99	DNU	DQ7	DQ15	E3
100	DNU	DQ7	DQ15	E3
101	DNU	DNU	DQ16	F2
102	DNU	DNU	DQ16	F2
103	DNU	DQ8	DQ17	F3
104	DNU	DQ8	DQ17	F3
105	(A21)	(A21)	(A21)	E1
106	A5	A5	A5	F1
107	A6	A6	A6	G2
108	A7	A7	A7	G3
109	A8	A8	A8	G1
110	BA2	BA2	BA2	H1
111	A9	A9	A9	H2
112	NF	NF	DK0#	J2
113	NF	NF	DK0	J1

**Note** Any unused balls that are in the order will read as a logic "0".

## JTAG Instructions


Many different instructions ( $2^8$ ) are possible with the 8-bit instruction register. All used combinations are listed in **Table 3-8**, Instruction Codes. These six instructions are described in detail below. The remaining instructions are reserved and should not be used.

The TAP controller used in this RAM is fully compliant to the 1149.1 convention. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

**Table 3-8**



Instructions	Instruction Code [7:0]	Description
EXTEST	0000 0000	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	0010 0001	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
SAMPLE / PRELOAD	0000 0101	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time ( $t_{CS}$ plus $t_{CH}$ ). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
CLAMP	0000 0111	When the CLAMP instruction is loaded into the instruction register, the data driven by the output balls are determined from the values held in the boundary scan register. Selects the bypass register to be connected between TDI and TDO. Data driven by output balls are determined from values held in the boundary scan register.
High-Z	0000 0011	The High-z instruction causes the boundary scan register to be connected between the TDI and TDO. This places all RAMs outputs into a High-Z state. Selects the bypass register to be connected between TDI and TDO. All outputs are forced into high impedance state.
BYPASS	1111 1111	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
Reserved for Future Use	—	The remaining instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram




4. Package Drawing

144-PIN TAPE FBGA (μBGA) (18.5x11)



Detail of A part



(UNIT:mm)

ITEM	DIMENSIONS
D	18.50±0.10
D1	17.90
D2	14.52
E	11.00±0.10
E1	10.70
E2	2.184
w	0.20
A	1.07±0.10
A1	0.39±0.05
A2	0.68
A3	0.08 MAX.
eD	1.00
eE	0.80
SD	0.50
SE	2.00
b	0.51±0.05
x	0.15
y	0.10
y1	0.20
ZD	0.75
ZE	1.10

P144FF-80-DW1

© NEC Electronics Corporation 2008

## 5. Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

### Types of Surface Mount Devices

$\mu$ PD48288209FF-DW1	: 144-pin TAPE FBGA (18.5 x 11)
$\mu$ PD48288218FF-DW1	: 144-pin TAPE FBGA (18.5 x 11)
$\mu$ PD48288236FF-DW1	: 144-pin TAPE FBGA (18.5 x 11)
$\mu$ PD48288209FF-DW1-A	: 144-pin TAPE FBGA (18.5 x 11)
$\mu$ PD48288218FF-DW1-A	: 144-pin TAPE FBGA (18.5 x 11)
$\mu$ PD48288236FF-DW1-A	: 144-pin TAPE FBGA (18.5 x 11)



## 6. Revision History

Edition/ Date	Page		Type of revision	Location	Description (Previous edition → This edition)
	This edition	Previous edition			
3rd edition/ Nov. 2008	Throughout	Throughout	Modification		Preliminary Data Sheet → Data Sheet
	p47	p47	Modification	4. Package Drawing	Preliminary information → Formal information
4th edition/ Jan. 2009	Throughout	Throughout	Modification		Modified terms.

[MEMO]

## NOTES FOR CMOS DEVICES

### ① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

### ② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

### ④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

### ⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

### ⑥ INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of January, 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".  
 The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.  
 "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.  
 "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).  
 "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).