

# MOS INTEGRATED CIRCUIT μPD48288209, 48288218, 48288236

# 288M-BIT Low Latency DRAM Common I/O

## **Description**

The  $\mu$ PD48288209 is a 33,554,432-word by 9 bit, the  $\mu$ PD48288218 is a 16,777,216 word by 18 bit and the  $\mu$ PD48288236 is a 8,388,608 word by 36 bit synchronous double data rate Low Latency RAM fabricated with advanced CMOS technology using one-transistor memory cell.

The  $\mu$ PD48288209,  $\mu$ PD48288218 and  $\mu$ PD48288236 integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (CK and CK#) are latched on the positive edge of CK and CK#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

## **Specification**

• Density: 288M bit

Organization

- Common I/O: 4M words x 9 bits x 8 banks

2M words x 18 bits x 8 banks 1M words x 36 bits x 8 banks

Operating frequency: 400 / 300 / 200 MHz

• Interface: HSTL I/O

Package: 144-pin TAPE FBGAPackage size: 18.5 x 11

- Leaded and Lead free

Power supply

2.5 V VEXT

- 1.8 V V<sub>DD</sub>

- 1.5 V or 1.8 V VDDQ

• Refresh command

- Auto Refresh

- 8192 cycle / 32 ms for each bank

64K cycle / 32 ms for total

• Operating case temperature : Tc = 0 to 95°C

#### **Features**

- SRAM-type interface
- Double-data-rate architecture
- PLL circuitry

• Cycle time: 2.5 ns @ trc = 20 ns

3.3 ns @ trc = 20 ns

5.0 ns @ trc = 20 ns

- Non-multiplexed addresses
- Multiplexing option is available.
- Data mask for WRITE commands
- Differential input clocks (CK and CK#)
- Differential input data clocks (DK and DK#)
- Data valid signal (QVLD)
- Programmable burst length: 2 / 4 / 8 (x9 / x18)

2 / 4 (x36)

- User programmable impedance output (25  $\Omega$  60  $\Omega$ )
- JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



## **Ordering Information**

Part number	Cycle	Clock	Random	Organization	Core Supply	Core Supply	Output Supply	Package
	Time	Frequency	Cycle	(word x bit)	Voltage	Voltage	Voltage	
					(VEXT)	(V <sub>DD</sub> )	(V <sub>DD</sub> Q)	
	ns	MHz	ns		V	V	V	
μPD48288209FF-E25-DW1	2.5	400	20	32 M x 9 bit	2.5 + 0.13	1.8 ± 0.1	1.8 ± 0.1	144-pin
μPD48288209FF-E33-DW1	3.3	300	20		2.5 – 0.12			TAPE FBGA
μPD48288209FF-E50-DW1	5.0	200	20					(18.5 x 11)
μPD48288218FF-E25-DW1	2.5	400	20	16 M x 18 bit				
μPD48288218FF-E33-DW1	3.3	300	20					
μPD48288218FF-E50-DW1	5.0	200	20					
μPD48288236FF-E25-DW1	2.5	400	20	8 M x 36 bit				
μPD48288236FF-E33-DW1	3.3	300	20					
μPD48288236FF-E50-DW1	5.0	200	20					
μPD48288209FF-EF25-DW1	2.5	400	20	32 M x 9 bit			1.5 ± 0.1	
μPD48288209FF-EF33-DW1	3.3	300	20					
μPD48288209FF-EF50-DW1	5.0	200	20					
μPD48288218FF-EF25-DW1	2.5	400	20	16 M x 18 bit				
μPD48288218FF-EF33-DW1	3.3	300	20					
μPD48288218FF-EF50-DW1	5.0	200	20					
μPD48288236FF-EF25-DW1	2.5	400	20	8 M x 36 bit				
μPD48288236FF-EF33-DW1	3.3	300	20					
μPD48288236FF-EF50-DW1	5.0	200	20					
μPD48288209FF-E25-DW1-A	2.5	400	20	32 M x 9 bit	2.5 + 0.13	1.8 ± 0.1	1.8 ± 0.1	144-pin
μPD48288209FF-E33-DW1-A	3.3	300	20		2.5 – 0.12			TAPE FBGA
μPD48288209FF-E50-DW1-A	5.0	200	20					(18.5 x 11)
μPD48288218FF-E25-DW1-A	2.5	400	20	16 M x 18 bit				
μPD48288218FF-E33-DW1-A	3.3	300	20					Lead-free
μPD48288218FF-E50-DW1-A	5.0	200	20					
μPD48288236FF-E25-DW1-A	2.5	400	20	8 M x 36 bit				
μPD48288236FF-E33-DW1-A	3.3	300	20					
μPD48288236FF-E50-DW1-A	5.0	200	20					
μPD48288209FF-EF25-DW1-A	2.5	400	20	32 M x 9 bit			1.5 ± 0.1	
μPD48288209FF-EF33-DW1-A	3.3	300	20					
μPD48288209FF-EF50-DW1-A	5.0	200	20					
μPD48288218FF-EF25-DW1-A	2.5	400	20	16 M x 18 bit	]			
μPD48288218FF-EF33-DW1-A	3.3	300	20					
μPD48288218FF-EF50-DW1-A	5.0	200	20					
μPD48288236FF-EF25-DW1-A	2.5	400	20	8 M x 36 bit	1			
μPD48288236FF-EF33-DW1-A	3.3	300	20					
μPD48288236FF-EF50-DW1-A	5.0	200	20					

**Remark** Products with –A at the end of part number are lead-free products.



## **Pin Configurations**

# indicates active LOW signal.

# 144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x36]

	1	2	3	4	5	6	7	8	9	10	11	12
Α	VREF	Vss	<b>V</b> EXT	Vss					Vss	<b>V</b> EXT	TMS	тск
В	V <sub>DD</sub>	DQ8	DQ9	VssQ					VssQ	DQ1	DQ0	<b>V</b> DD
С	<b>V</b> TT	DQ10	DQ11	V <sub>DD</sub> Q					V <sub>DD</sub> Q	DQ3	DQ2	<b>V</b> TT
D	Note (A22)	DQ12	DQ13	VssQ					VssQ	QK0#	QK0	<b>V</b> ss
Ε	Note (A21)	DQ14	DQ15	VDDQ					VDDQ	DQ5	DQ4	Note (A20)
F	<b>A</b> 5	DQ16	DQ17	VssQ					VssQ	DQ7	DQ6	QVLD
G	A8	A6	<b>A</b> 7	<b>V</b> DD					<b>V</b> DD	A2	<b>A</b> 1	A0
Н	BA2	A9	Vss	Vss					<b>V</b> ss	Vss	A4	А3
J	DK0	DK0#	<b>V</b> DD	<b>V</b> DD					<b>V</b> DD	<b>V</b> DD	BA0	СК
K	DK1	DK1#	V <sub>DD</sub>	<b>V</b> DD					<b>V</b> DD	V <sub>DD</sub>	BA1	CK#
L	REF#	CS#	Vss	Vss					<b>V</b> ss	Vss	A14	A13
M	WE#	A16	A17	<b>V</b> DD					<b>V</b> DD	A12	A11	A10
N	A18	DQ24	DQ25	VssQ					VssQ	DQ35	DQ34	Note (A19)
Р	A15	DQ22	DQ23	V <sub>DD</sub> Q					VDDQ	DQ33	DQ32	DM
R	Vss	QK1	QK1#	VssQ					VssQ	DQ31	DQ30	Vss
Т	<b>V</b> TT	DQ20	DQ21	V <sub>DD</sub> Q					VDDQ	DQ29	DQ28	<b>V</b> TT
U	<b>V</b> DD	DQ18	DQ19	VssQ					VssQ	DQ27	DQ26	<b>V</b> DD
٧	VREF	ZQ	<b>V</b> EXT	Vss					Vss	<b>V</b> EXT	TDO	TDI

**Note** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

CK, CK# TMS : Input clock : IEEE 1149.1 Test input CS# : Chip select TDI : IEEE 1149.1 Test input WE# : WRITE command **TCK** : IEEE 1149.1 Clock input TDO REF# : Refresh command : IEEE 1149.1 Test output A0-A18 : Address inputs  $V_{\mathsf{REF}}$ : HSTL input reference input

A19–A22 : Reserved for the future VEXT : Power Supply
BA0–BA2 : Bank address input VDD : Power Supply
DQ0–DQ35 : Data input/output VDDQ : DQ Power Supply

QVLD : Data Valid

ZQ : Output impedance matching

# indicates active LOW signal.

# 144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x18]

	1	2	3	4	5	6	7	8	9	10	11	12
Α	VREF	Vss	<b>V</b> EXT	Vss					Vss	<b>V</b> EXT	TMS	тск
В	V <sub>DD</sub>	Note 3 DNU	DQ4	VssQ					VssQ	DQ0	Note 3 DNU	<b>V</b> DD
С	<b>V</b> TT	Note 3 DNU	DQ5	VDDQ					V <sub>DD</sub> Q	DQ1	Note 3 DNU	<b>V</b> TT
D	Note 1 (A22)	Note 3 DNU	DQ6	VssQ					VssQ	QK0#	QK0	Vss
E	Note 1 (A21)	Note 3 DNU	DQ7	$V_{DD}Q$					<b>V</b> DD <b>Q</b>	DQ2	Note 3 DNU	Note 1 (A20)
F	A5	Note 3 DNU	DQ8	VssQ					VssQ	DQ3	Note 3 DNU	QVLD
G	<b>A8</b>	<b>A6</b>	<b>A</b> 7	<b>V</b> DD					<b>V</b> DD	A2	<b>A1</b>	A0
Н	BA2	<b>A9</b>	Vss	Vss					<b>V</b> ss	Vss	A4	А3
J	Note 2	Note 2 <b>NF</b>	<b>V</b> DD	<b>V</b> DD					<b>V</b> DD	<b>V</b> DD	BA0	СК
K	DK	DK#	V <sub>DD</sub>	<b>V</b> DD					<b>V</b> DD	<b>V</b> DD	BA1	CK#
L	REF#	CS#	Vss	Vss					Vss	Vss	A14	A13
M	WE#	A16	A17	<b>V</b> DD					<b>V</b> DD	A12	A11	A10
N	A18	Note 3 DNU	DQ14	VssQ					VssQ	DQ9	Note 3 DNU	A19
Р	A15	Note 3 DNU	DQ15	V <sub>DD</sub> Q					V <sub>DD</sub> Q	DQ10	Note 3 DNU	DM
R	Vss	QK1	QK1#	VssQ					VssQ	DQ11	Note 3 DNU	Vss
Т	<b>V</b> TT	Note 3 DNU	DQ16	VDDQ					VDDQ	DQ12	Note 3 DNU	Vтт
U	<b>V</b> DD	Note 3 DNU	DQ17	VssQ					VssQ	DQ13	Note 3 DNU	<b>V</b> DD
V	VREF	ZQ	<b>V</b> EXT	Vss					<b>V</b> ss	<b>V</b> EXT	TDO	TDI

- **Notes 1.** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.
  - **2.** No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to Vss, or left open.
  - **3.** Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to Vss, or left open.

CK, CK#	: Input clock	TMS	: IEEE 1149.1 Test input
CS#	: Chip select	TDI	: IEEE 1149.1 Test input
WE#	: WRITE command	TCK	: IEEE 1149.1 Clock input
REF#	: Refresh command	TDO	: IEEE 1149.1 Test output
A0-A19	: Address inputs	VREF	: HSTL input reference input
A20-A22	: Reserved for the future	VEXT	: Power Supply
BA0-BA2	: Bank address input	$V_{DD}$	: Power Supply
DQ0-DQ17	: Data input/output	$V_{DD}Q$	: DQ Power Supply
DK, DK#	: Input data clock	Vss	: Ground
DM	: Input data Mask	VssQ	: DQ Ground
QK0-QK1, QK0#-QK1#	: Output data clock	VTT	: Power Supply
QVLD	: Data Valid	NF	: No function
ZQ	: Output impedance matching	DNU	: Do not use

# indicates active LOW signal.

# 144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x9]

	1	2	3	4	5	6	7	8	9	10	11	12
Α	VREF	Vss	<b>V</b> EXT	Vss					Vss	<b>V</b> EXT	TMS	тск
В	<b>V</b> DD	Note 3 DNU	Note 3 DNU	VssQ					VssQ	DQ0	Note 3 DNU	<b>V</b> DD
С	<b>V</b> TT	Note 3 DNU	Note 3 DNU	VDDQ					VDDQ	DQ1	Note 3 DNU	<b>V</b> TT
D	Note 1 (A22)	Note 3 DNU	Note 3 DNU	VssQ					VssQ	QK0#	QK0	Vss
Ε	Note1 (A21)	Note 3 DNU	Note 3 DNU	VDDQ					VDDQ	DQ2	Note 3 DNU	A20
F	<b>A5</b>	Note 3 DNU	Note 3 DNU	VssQ					VssQ	DQ3	Note 3 DNU	QVLD
G	<b>A8</b>	A6	<b>A</b> 7	<b>V</b> DD					<b>V</b> DD	A2	<b>A1</b>	Α0
Н	BA2	A9	Vss	Vss					Vss	Vss	A4	А3
J	Note 2 <b>NF</b>	Note 2 <b>NF</b>	<b>V</b> DD	<b>V</b> DD					<b>V</b> DD	<b>V</b> DD	BA0	СК
K	DK	DK#	<b>V</b> DD	<b>V</b> DD					<b>V</b> DD	<b>V</b> DD	BA1	CK#
L	REF#	CS#	<b>V</b> ss	<b>V</b> ss					Vss	<b>V</b> ss	A14	A13
M	WE#	A16	A17	<b>V</b> DD					<b>V</b> DD	A12	A11	A10
N	A18	Note 3 DNU	Note 3 DNU	VssQ					VssQ	DQ4	Note 3 DNU	A19
Р	A15	Note 3 DNU	Note 3 DNU	VDDQ					VDDQ	DQ5	Note 3 DNU	DM
R	Vss	Note 3 DNU	Note 3 DNU	VssQ					VssQ	DQ6	Note 3 DNU	Vss
Т	<b>V</b> TT	Note 3 DNU	Note 3 DNU	VDDQ					VDDQ	DQ7	Note 3 DNU	<b>V</b> TT
U	<b>V</b> DD	Note 3 DNU	Note 3 DNU	VssQ					VssQ	DQ8	Note 3 DNU	<b>V</b> DD
٧	VREF	ZQ	<b>V</b> EXT	Vss					Vss	<b>V</b> EXT	TDO	TDI

- **Notes 1.** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.
  - **2.** No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to Vss, or left open.
  - **3.** Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to Vss, or left open.

CK, CK#	: Input clock	TMS	: IEEE 1149.1 Test input
CS#	: Chip select	TDI	: IEEE 1149.1 Test input
WE#	: WRITE command	TCK	: IEEE 1149.1 Clock input
REF#	: Refresh command	TDO	: IEEE 1149.1 Test output
A0-A20	: Address inputs	$V_{REF}$	: HSTL input reference input
A21-A22	: Reserved for the future	$V_{EXT}$	: Power Supply
BA0-BA2	: Bank address input	$V_{DD}$	: Power Supply
DQ0-DQ8	: Data input/output	$V_{DD}Q$	: DQ Power Supply
DK, DK#	: Input data clock	Vss	: Ground
DM	: Input data Mask	VssQ	: DQ Ground
QK0, QK0#	: Output data clock	$V_{TT}$	: Power Supply
QVLD	: Data Valid	NF	: No function
ZQ	: Output impedance matching	DNU	: Do not use



Pin Identification (1/2)


Symbol	Type	Description
CK, CK#	Input	Clock inputs:
		CK and CK# are differential clock inputs. This input clock pair registers address and control inputs
		on the rising edge of CK. CK# is ideally 180 degrees out of phase with CK.
CS#	Input	Chip select
		CS# enables the commands when CS# is LOW and disables them when CS# is HIGH. When the
	_	command is disabled, new commands are ignored, but internal operations continue.
WE#, REF#	Input	WRITE command pin, Refresh command pin:
		WE#, REF# are sampled at the positive edge of CK, WE#, and REF# define (together with CS#) the command to be executed.
A0-A20	Input	Address inputs:
		A0–A20 define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings. They are sampled at the rising edge of CK.
		In the x36 configuration, A19–A20 are reserved for address expansion; in the x18 configuration, A20 is reserved for address expansion. These expansion addresses can be treated as address inputs, but they do not affect the operation of the device.
A21-A22	Input	Reserved for future use:
		These signals should be tied to Vss or leave open.
BA0-BA2	Input	Bank address inputs;
		Select to which internal bank a command is being applied.
DQ0-DQ35	Input	Data input/output:
	/Output	The DQ signals form the 36 bit data bus. During READ commands, the data is referenced to both edges of QKx. During WRITE commands, the data is sampled at both edges of DKx.
QKx, QKx#	Output	Output data clocks:
		QKx and QKx# are opposite polarity, output data clocks. They are always free running and edge- aligned with data output from the $\mu$ PD48288209/18/36. QKx# is ideally 180 degrees out of phase with QKx.
		For the x36 device, QK0 and QK0# are aligned with DQ0–DQ17. QK1 and QK1# are aligned with DQ18–DQ35. For the x18 device, QK0 and QK0# are aligned with DQ0–DQ8. QK1 and QK1# are aligned with DQ9–DQ17. For the x9 device, QK0 and QK0# are aligned with DQ0–DQ8.
DKx, DKx#	Input	Input data clock;
		DKx and DKx# are the differential input data clocks. All input data is referenced to both edges of DK. DK# is ideally 180 degrees out of phase with DK.
		For the x36 device, DQ0–DQ17 are referenced to DK0 and DK0#, and DQ18–DQ35 are referenced to DK1 and DK1#. For the x9 and x18 devices, all DQs are referenced to DK and DK#.
DM	Input	Input data mask;
		The DM signal is the input mask signal for WRITE data. Input data is masked when DM is sampled
		HIGH along with the WRITE input data. DM is sampled on both edges of DK (DK1 for the x36
OVILD	Out	configuration). The signal should be Vss if not used.
QVLD	Output	Data valid; The OVAD indicates valid output data. OVAD is edge aligned with OVA and OVAT
		The QVLD indicates valid output data. QVLD is edge-aligned with QKx and QKx#.

(2/2)

Symbol	Туре	Description
ZQ	Input	External impedance [25 $\Omega$ – 60 $\Omega$ ];
	/Output	This signal is used to tune the device outputs to the system data bus impedance. DQ output impedance is set to 0.2 x RQ, where RQ is a resistor from this signal to Vss. Connecting ZQ to Vss invokes the minimum impedance mode. Connecting ZQ to VpdQ invokes the maximum impedance mode. Refer to <b>Figure 2-5. Mode Register Bit Map</b> to activate this function.
TMS, TDI	Input	JTAG function pins:
		IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used in the circuit
TCK	Input	JTAG function pin;
		IEEE 1149.1 clock input: This ball must be tied to Vss if the JTAG function is not used in the circuit.
TDO	Output	JTAG function pin;
		IEEE 1149.1 test output: JTAG output.
		This ball may be left as no connect if JTAG function is not used.
VREF	Input	Input reference voltage;
		Nominally VDDQ/2. Provides a reference voltage for the input buffers.
VEXT	Supply	Power supply;
		2.5 V nominal. See Recommended DC Operating Conditions for range.
V <sub>DD</sub>	Supply	Power supply;
		1.8 V nominal. See Recommended DC Operating Conditions for range.
$V_{DD}Q$	Supply	DQ power supply;
		Nominally, 1.5 V or 1.8 V. Isolated on the device for improved noise immunity.
		See Recommended DC Operating Conditions for range.
Vss	Supply	Ground
VssQ	Supply	DQ ground;
		Isolated on the device for improved noise immunity.
VTT	Supply	Power supply;
		Isolated termination supply. Nominally, VDDQ/2. See <b>Recommended DC Operating Conditions</b> for range.
NF		No function;
		These balls may be connected to Vss.
DNU		Do not use;
		These balls may be connected to Vss.

## **Block Diagram**

8M x 36



Note When the BL=4 setting is used, A18 is "Don't care".



## Contents

1.	Electrical Specifications	. 10
2.	Operation	18
	2.1 Command Operation	.18
	2.2 Description of Commands	.18
	2.3 Initialization	19
	2.4 Power-On Sequence	. 20
	2.5 Programmable Impedance Output Buffer	.20
	2.6 PLL Reset	. 20
	2.7 Clock Input	. 20
	2.8 Mode Register Set Command (MRS)	.22
	2.9 Read & Write configuration (Non Multiplexed Address Mode)	.23
	2.10 Write Operation (WRITE)	. 24
	2.11 Read Operation (READ)	. 27
	2.12 Refresh Operation: AUTO REFRESH Command (AREF)	. 31
	2.13 On-Die Termination	. 32
	2.14 Operation with Multiplexed Address	.35
	2.15 Address Mapping in Multiplexed Mode	.37
	2.16 Read& Write configuration in Multiplexed Address Mode	.38
	2.17 Refresh Command in Multiplexed Address Mode	.38
3.	JTAG Specification	40
4.	Package Drawing	47
5.	Recommended Soldering Condition	48
6.	Revision History	49



## 1. Electrical Specifications

## **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Rating	Unit	Note
Supply voltage	VEXT		-0.3 to +2.8	V	
Supply voltage	V <sub>DD</sub>		-0.3 to +2.1	V	
Output supply voltage,	V <sub>DD</sub> Q	1.8V nominal	-0.3 to +2.1	V	1
Input voltage, Input / Output voltage		1.5V nominal	-0.3 to +1.975	V	1
Input / Output voltage	VIH / VIL	1.8V nominal	-0.3 to +2.1	V	1
		1.5V nominal	-0.3 to +1.975	V	1
Junction temperature	T <sub>j</sub> MAX.		110	°C	
Storage temperature	Tstg		-55 to +125	°C	

**Note 1.** The  $\mu$ PD48288209/18/36FF-E support 1.8 V V<sub>DD</sub>Q nominal.

The  $\mu$ PD48288209/18/36FF-EF support 1.5 V V<sub>DD</sub>Q nominal.

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **Recommended DC Operating Conditions**

 $0^{\circ}C \le T_{C} \le 95^{\circ}C$ ;  $1.7 \text{ V} \le V_{DD} \le 1.9 \text{ V}$ , unless otherwise noted

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VEXT		2.38	2.5	2.63	٧	1
Supply voltage	V <sub>DD</sub>		1.7	1.8	1.9	V	1
Output supply voltage	V <sub>DD</sub> Q		1.7	1.8	1.9	V	1, 2, 3
			1.4	1.5	1.6	V	1, 3
Reference Voltage	V <sub>REF</sub>		0.49 x VddQ	0.5 x VddQ	0.51 x V <sub>DD</sub> Q	V	1, 4, 5
Termination voltage	VTT		0.95 x Vref	V <sub>REF</sub>	1.05 x VREF	V	1, 6
Input HIGH voltage	VIH (DC)		V <sub>REF</sub> + 0.1			V	1
Input LOW voltage	VIL (DC)				V <sub>REF</sub> – 0.1	V	1

Notes 1. All voltage referenced to Vss (GND).

- 2. During normal operation, VDDQ must not exceed VDD.
- **3.** The  $\mu$ PD48288209/18/36FF-E support 1.8 V V<sub>DD</sub>Q nominal. The  $\mu$ PD48288209/18/36FF-EF support 1.5 V V<sub>DD</sub>Q nominal.
- **4.** Typically the value of VREF is expect to be 0.5 x VDDQ of the transmitting device. VREF is expected to track variations in VDDQ.
- **5.** Peak-to-peak AC noise on VREF must not exceed  $\pm$  2% VREF(DC).
- **6.**  $V_{TT}$  is expected to be set equal to  $V_{REF}$  and must track variations in the DC level of  $V_{REF}$ .



#### **DC Characteristics**

 $0^{\circ}C \le T_{C} \le 95^{\circ}C$ ;  $1.7 \text{ V} \le V_{DD} \le 1.9 \text{ V}$ , unless otherwise noted

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Note
Input leakage current	lu		<b>-</b> 5	+5	μΑ	1,2
Output leakage current	ILO		<b>–</b> 5	+5	μΑ	1,2
Reference voltage current	I <sub>REF</sub>		<b>–</b> 5	+5	μΑ	1,2
Output high current	Іон	$V_{OH} = V_{DD}Q/2$	(V <sub>DD</sub> Q/2) / (1.15 x RQ/5)	(V <sub>DD</sub> Q/2) / (0.85 x RQ/5)	mA	3,4
Output low current	lol	Vol = VDDQ/2	(V <sub>DD</sub> Q/2) / (1.15 x RQ/5)	(V <sub>DD</sub> Q/2) / (0.85 x RQ/5)	mA	3,4

**Notes 1.** Outputs are impedance-controlled. | IoH | = (VDDQ/2)/(RQ/5) for values of 125  $\Omega \le RQ \le 300 \ \Omega$ .

- **2.** Outputs are impedance-controlled. IoL =  $(V_{DD}Q/2)/(RQ/5)$  for values of 125  $\Omega \le RQ \le 300 \ \Omega$ .
- 3. IoH and IoL are defined as absolute values and are measured at VDDQ/2. IoH flows from the device, IoL flows into the device.
- **4.** If MRS bit A8 is 0, use RQ = 250  $\Omega$  in the equation in lieu of presence of an external impedance matched resistor.

## Capacitance (TA = 25 °C, f = 1MHz)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Address / Control Input capacitance	Cin	V <sub>IN</sub> = 0 V	1.5	2.5	pF
I/O, Output, Other capacitance	Cı/o	V <sub>I/O</sub> = 0 V	3.5	5.0	pF
(DQ, DM, QK, QVLD)					
Clock Input capacitance	Cclk	V <sub>clk</sub> = 0 V	2.0	3.0	pF
JTAG pins	Сл	V1 = 0 V	2.0	5.0	pF

**Remark** These parameters are periodically sampled and not 100% tested.

Capacitance is not tested on ZQ pin.

#### **Recommended AC Operating Conditions**

 $0^{\circ}C \le T_{C} \le 95^{\circ}C$ ;  $1.7 \text{ V} \le V_{DD} \le 1.9 \text{ V}$ , unless otherwise noted

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Input HIGH voltage	VIH (AC)		V <sub>REF</sub> + 0.2		V	1
Input LOW voltage	VIL (AC)			V <sub>REF</sub> – 0.2	V	1

**Note 1.** Overshoot:  $V_{IH (AC)} \le V_{DD}Q + 0.7 V$  for  $t \le t_{CK}/2$ 

Undershoot: VIL (AC)  $\geq$  -0.5 V for  $t \leq t c \kappa/2$ 

Control input signals may not have pulse widths less than tckH (MIN.) or operate at cycle rates less than tck (MIN.).



## **DC Characteristics**

 $\ensuremath{\mathsf{IDD}}$  /  $\ensuremath{\mathsf{ISB}}$  Operating Conditions


Parameter	Symbol	Test condition				MAX.		Unit
					–E25,	-E33,	-E50,	
					-EF25	-EF33	-EF50	
Standby current	I <sub>SB1</sub>	tck = Idle	$V_{\text{DD}}$	x36	48	48	48	mA
		All banks idle, no inputs toggling		x18/x9	48	48	48	
			$V_{EXT}$		26	26	26	
Active standby	I <sub>SB2</sub>	CS# = HIGH, No commands, half bank / address /	$V_{DD}$	x36	288	233	189	mA
current		data change once every four clock cycles		x18/x9	288	233	189	
			VEXT		26	26	26	
Operating current	I <sub>DD1</sub>	BL=2, sequential bank access, bank transitions	V <sub>DD</sub>	x36	390	350	290	mA
		once every t <sub>RC</sub> , half address transitions once		x18/x9	365	325	265	
		every tRC, read followed by write sequence,	VEXT		41	36	36	
		continuous data during WRITE commands.						
Operating current	I <sub>DD2</sub>	BL=4, sequential bank access, bank transitions	V <sub>DD</sub>	x36	415	385	320	mA
		once every t <sub>RC</sub> , half address transitions once		x18/x9	360	340	270	
		every t <sub>RC</sub> , read followed by write sequence,	VEXT	·	48	42	42	
		continuous data during WRITE commands.						
Operating current	I <sub>DD3</sub>	BL=8, sequential bank access, bank transitions	V <sub>DD</sub>	x36	ı	-	ı	mA
		once every t <sub>RC</sub> , half address transitions once		x18/x9	400	360	_	
		every tRC, read followed by write sequence,	VEXT		55	48	_	
		continuous data during WRITE commands.						
Burst refresh	I <sub>REF1</sub>	Eight bank cyclic refresh, continuous	V <sub>DD</sub>	x36	650	540	400	mA
current		address/data, command bus remains in refresh		x18/x9	650	540	400	
		for all banks	VEXT	I.	133	111	105	
Disturbed	I <sub>REF2</sub>	Single bank refresh, sequential bank access,	V <sub>DD</sub>	x36	320	270	220	mA
refresh current		half address transitions once every t <sub>RC</sub> ,		x18/x9	310	260	210	
		continuous data	VEXT	I	48	42	42	
Operating burst	I <sub>DD2W</sub>	BL=2, cyclic bank access, half of address bits	V <sub>DD</sub>	x36	990	870	590	mA
write current		change every clock cycle, continuous data,		x18/x9	970	820	550	
		measurement is taken during continuous WRITE	VEXT	I	100	90	69	
Operating burst	I <sub>DD4W</sub>	BL=4, cyclic bank access, half of address bits	V <sub>DD</sub>	x36	770	610	445	mA
write current		change every two clocks, continuous data,		x18/x9	690	560	410	
		measurement is taken during continuous WRITE	VEXT		88	77	63	
Operating burst	IDD8W	BL=8, cyclic bank access, half of address bits	V <sub>DD</sub>	x36	-	_	_	mA
write current		change every four clocks, continuous data,		x18/x9	600	450	_	
		measurement is taken during continuous WRITE	VEXT		60	51	_	
Operating burst	I <sub>DD2R</sub>	BL=2, cyclic bank access, half of address bits	V <sub>DD</sub>	x36	1,030	900	600	mA
read current		change every clock cycle, measurement is taken		x18/x9	970	840	560	
		during continuous READ	VEXT		100	90	69	
Operating burst	I <sub>DD4R</sub>	BL=4, cyclic bank access, half of address bits	VDD	x36	780	630	455	mA
read current		change every two clocks, measurement is taken		x18/x9	720	580	420	
		during continuous READ	VEXT		88	77	63	
Operating burst	I <sub>DD8R</sub>	BL=8, cyclic bank access, half of address bits	VDD	x36	- 55	''		mA
	אאטטוו		טט יי		-	450	_	111/4
read current		change every four clocks, measurement is taken		x18/x9	550	450	_	
		during continuous READ	VEXT		60	51	_	

- **Remarks 1.** IDD specifications are tested after the device is properly initialized.  $0^{\circ}C \le Tc \le 95^{\circ}C$ ;  $1.7 \text{ V} \le \text{VDD} \le 1.9 \text{ V}$ ,  $2.38 \text{ V} \le \text{VEXT} \le 2.63 \text{ V}$ ,  $1.7 \text{ V} \le \text{VDDQ} \le 1.9 \text{ V}$  (-E),  $1.4 \text{ V} \le \text{VDDQ} \le 1.6 \text{ V}$  (-EF), VREF = VDDQ/2
  - 2.  $t_{CK} = t_{DK} = MIN.$ ,  $t_{RC} = MIN.$
  - Input slew rate is specified in Recommended DC Operating Conditions and Recommended AC Operating Conditions.
  - **4.** IDD parameters are specified with ODT disabled.
  - **5.** Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycles (twice per clock).
  - **6.** Continuous address is defined as half the address signals between HIGH and LOW every clock cycles (once per clock).
  - 7. Sequential bank access is defined as the bank address incrementing by one ever trc.
  - **8.** Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL=4 this is every other clock.
  - **9.** CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than per clock cycle.


## **AC Characteristics**

## **AC Test Conditions**


## Input waveform



## **Output waveform**



## **Output load condition**





## AC Characteristics < Read and Write Cycle>

 $V_{DD}Q = 1.8 V$ 

Parameter	Symbol	-E	-	-E		-E		Unit	Note
		(400	1	(300	1	(200	1		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock			I		1	1			T
Clock cycle time (CK,CK#,DK,DK#)	tck, tok	2.5	5.7	3.3	5.7	5.0	5.7	ns	
Clock frequency (CK,CK#,DK,DK#)	tck, tok	175	400	175	300	175	200	MHz	
Random Cycle time	<b>t</b> RC	20		20		20		ns	
Clock Jitter: period	<b>t</b> JIT PER	-150	150	-200	200	-250	250	ps	1, 2
Clock Jitter: cycle-to-cycle	<b>t</b> лт сс		300		400		500	ps	
Clock HIGH time (CK,CK#,DK,DK#)	tckh, tokh	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock LOW time (CK,CK#,DK,DK#)	tckl, tdkl	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock to input data clock	tckdk	-0.3	0.5	-0.3	1.0	-0.3	1.5	ns	
Mode register set cycle time	tmrsc	6		6		6		Cycle	
to any command									
PLL Lock time	tCK Lock	15		15		15		μs	
Clock static to PLL reset	tCK Reset	30		30		30		ns	
Output Times	•								
Output data clock HIGH time	tqкн	0.9	1.1	0.9	1.1	0.9	1.1	<b>t</b> cкн	
Output data clock LOW time	<b>t</b> QKL	0.9	1.1	0.9	1.1	0.9	1.1	tckl	
QK edge to clock edge skew	tскак	-0.25	0.25	-0.3	0.3	-0.5	0.5	ns	
QK edge to output data edge	<b>t</b> QKQ0, <b>t</b> QKQ1	-0.2	0.2	-0.25	0.25	-0.3	0.3	ns	3, 5
QK edge to any output data	<b>t</b> aka	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	4, 5
QK edge to QVLD	<b>t</b> QKVLD	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	
Setup Times	•								
Address/command and input	tas/tcs	0.4		0.5		0.8		ns	
Data-in and data mask to DK	tos	0.25		0.3		0.4		ns	
Hold Times	•					•	•	•	
Address/command and input	tah/tch	0.4		0.5		0.8		ns	
Data-in and data mask to DK	tон	0.25		0.3		0.4		ns	

- **Notes 1.** Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
  - **2.** Frequency drift is not allowed.
  - 3. tqkq0 is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18. tqkq1 is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.
  - 4. takes into account the skew between any QKx and any DQ.
  - **5.** taka, takax are guaranteed by design.

**Remark** All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with VREF of the command, address, and data signals.



## AC Characteristics < Read and Write Cycle>

 $V_{DD}Q = 1.5 V$ 

Parameter	Symbol	–EF		-EF		-EF		Unit	Note
		(400	VIHz)	(300 l	ИHz)	(200	MHz)		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock									
Clock cycle time (CK,CK#,DK,DK#)	tck, tok	2.5	5.7	3.3	5.7	5.0	5.7	ns	
Clock frequency (CK,CK#,DK,DK#)	tck, tok	175	400	175	300	175	200	MHz	
Random Cycle time	<b>t</b> RC	20		20		20		ns	
Clock Jitter: period	<b>t</b> JIT PER	-150	150	-200	200	-250	250	ps	1, 2
Clock Jitter: cycle-to-cycle	<b>t</b> лт сс		300		400		500	ps	
Clock HIGH time (CK,CK#,DK,DK#)	tckh, tokh	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock LOW time (CK,CK#,DK,DK#)	tckl, tdkl	0.45	0.55	0.45	0.55	0.45	0.55	Cycle	
Clock to input data clock	tckdk	-0.3	0.5	-0.3	1.0	-0.3	1.5	ns	
Mode register set cycle time	<b>t</b> mrsc	6		6		6		Cycle	
to any command									
PLL Lock time	tCK Lock	15		15		15		μs	
Clock static to PLL reset	tCK Reset	30		30		30		ns	
Output Times									
Output data clock HIGH time	tqкн	0.9	1.1	0.9	1.1	0.9	1.1	<b>t</b> ckH	
Output data clock LOW time	<b>t</b> akl	0.9	1.1	0.9	1.1	0.9	1.1	<b>t</b> ckl	
QK edge to clock edge skew	tскак	-0.25	0.25	-0.3	0.3	-0.5	0.5	ns	
QK edge to output data edge	<b>t</b> QKQ0, <b>t</b> QKQ1	-0.2	0.2	-0.25	0.25	-0.3	0.3	ns	3, 5
QK edge to any output data	tακα	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	4, 5
QK edge to QVLD	<b>t</b> QKVLD	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	
Setup Times									
Address/command and input	tas/tcs	0.4		0.5		0.8		ns	
Data-in and data mask to DK	tos	0.25		0.3		0.4		ns	
Hold Times			•	•			•		
Address/command and input	tah/tch	0.4		0.5		0.8		ns	
Data-in and data mask to DK	tон	0.25		0.3		0.4		ns	

- **Notes 1.** Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
  - 2. Frequency drift is not allowed.
  - 3. tqkq0 is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18. tqkq1 is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.
  - 4. takes into account the skew between any QKx and any DQ.
  - **5.** toκα, toκαx are guaranteed by design.

**Remark** All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with VREF of the command, address, and data signals.




Figure 1-1. Clock / Input Data Clock Command / Address Timings

## **Temperature and Thermal Impedance**

## **Temperature Limits**

Parameter	Symbol	MIN.	MAX.	Unit	Note
Reliability junction temperature	TJ	0	+110	°C	1
Operating junction temperature	TJ	0	+100	°C	2
Operating case temperature	Tc	0	+95	°C	3

- **Notes 1.** Temperatures greater than 110°C may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or above this is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability of the part.
  - 2. Junction temperature depends upon cycle time, loading, ambient temperature, and airflow.
  - **3.** MAX operating case temperature; Tc is measured in the center of the package. Device functionality is not guaranteed if the device exceeds maximum Tc during operation.

## Thermal Impedance

Substrate	Ball		θja (°C/W)	θjb	θјс	
		Air Flow = 0 m/s	Air Flow = 1 m/s	Air Flow = 2 m/s	(°C/W)	(°C/ <b>W</b> )
4 - Layer	Lead	32.4	26.8	24.6	23.0	1.8
8 - Layer	Lead	26.5	22.3	20.8	16.8	1.8
4 - Layer	Lead free	32.1	26.6	24.4	22.7	1.8
8 - Layer	Lead free	26.3	22.1	20.6	16.6	1.8

## 2. Operation

#### 2.1 Command Operation

According to the functional signal description, the following command sequences are possible. All input states or sequences not shown are illegal or reserved. All command and address inputs must meet setup and hold times around the rising edge of CK.

Table 2-1. Address Widths at Different Burst Lengths

Burst Length	Configuration						
	x36	x18	x9				
BL=2	A0–A18	A0–A19	A0-A20				
BL=4	A0–A17	A0–A18	A0-A19				
BL=8	NA	A0–A17	A0-A18				

Table 2-2. Command Table

Operation	Code	CS#	WE#	REF#	A0-An Note1	BA0-BA2	Note
Device DESELECT / No Operation	DESEL / NOP	Н	Х	Х	Х	Х	
MRS: Mode Register Set	MRS	L	L	L	OPCODE	Х	2
READ	READ	L	Н	Н	Α	ВА	3
WRITE	WRITE	L	L	Н	Α	ВА	3
AUTO REFRESH	AREF	L	Н	L	Х	ВА	

**Notes 1.** n = 20.

- 2. Only A0-A17 are used for the MRS command.
- 3. See Table 2-1.

Remark X = "Don't Care", H = logic HIGH, L = logic LOW, A = valid address, BA = valid bank address

## 2.2 Description of Commands

## DESEL / NOP Note1

The NOP command is used to perform a no operation to the  $\mu$ PD48288209/18/36, which essentially deselects the chip. Use the NOP command to prevent unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. Output values depend on command history.

#### **MRS**

The mode register is set via the address inputs A0–A17. See **Figure 2-5. Mode Register Bit Map** for further information. The MRS command can only be issued when all banks are idle and no bursts are in progress.

## READ

The READ command is used to initiate a burst read access to a bank. The value on the BA0–BA2 inputs selects the bank, and the address provided on inputs A0–A20 selects the data location within the bank.

#### **WRITE**

The WRITE command is used to initiate a burst write access to a bank. The value on the BA0–BA2 inputs selects the bank, and the address provided on inputs A0–A20 selects the data location within the bank. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal

is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (i.e., this part of the data word will not be written).

#### **AREF**

The AREF is used during normal operation of the  $\mu$ PD48288209/18/36 to refresh the memory content of a bank. The command is non-persistent, so it must be issued each time a refresh is required. The value on the BA0–BA2 inputs selects the bank. The refresh address is generated by an internal refresh controller, effectively making each address bit a "Don't Care" during the AREF command. The  $\mu$ PD48288209/18/36 requires 64K cycles at an average periodic interval of 0.49  $\mu$ s Note2 (MAX.). To improve efficiency, eight AREF commands (one for each bank) can be posted to  $\mu$ PD48288209/18/36 at periodic intervals of 3.9  $\mu$ s Note3.

Within a period of 32 ms, the entire memory must be refreshed. The delay between the AREF command and a subsequent command to same bank must be at least trace as continuous refresh. Other refresh strategies, such as burst refresh, are also possible.

Notes 1. When the chip is deselected, internal NOP commands are generated and no commands are accepted.

- **2.** Actual refresh is 32 ms / 8k / 8 = 0.488  $\mu$ s.
- **3.** Actual refresh is 32 ms / 8k =  $3.90 \mu s$ .

#### 2.3 Initialization

The  $\mu$ PD48288209/18/36 must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device. The following sequence is used for Power-Up:


1. Apply power (Vext, Vdd, VddQ, VREF, Vtt) and start clock as soon as the supply voltages are stable. Apply Vdd and Vext before or at the same time as VddQ. Apply VddQ before or at the same time as VREF and Vtt. Although there is no timing relation between Vext and Vdd, the chip starts the power-up sequence only after both voltages are at their nominal levels. VddQ supply must not be applied before Vdd supply. CK/CK# must meet Vdd(DC) prior to being applied. Maintain all remaining balls in NOP conditions.

**Note** No rule of apply power sequence is the design target.

- **2.** Maintain stable conditions for 200  $\mu$ s (MIN.).
- **3.** Issue three or more back-to-back and clock consecutive MRS commands: two dummies plus one valid MRS. It is recommended that the dummy MRS commands are the same value as the desired MRS.
- **4.** tmrsc after valid MRS, an AUTO REFRESH command to all 8 banks must be issued and wait for 15 μs with CK/CK# toggling in order to lock the PLL prior to normal operation.
- **5.** After tRC, the chip is ready for normal operation.

#### 2.4 Power-On Sequence

Figure 2-1. Power-Up Sequence



Notes 1. Recommended all address pins held LOW during dummy MRS commands.

2. A10-A17 must be LOW.

Remark MRS: MRS command

RFp: REFRESH bank p
AC: Any command

#### 2.5 Programmable Impedance Output Buffer

The  $\mu$ PD48288209/18/36 is equipped with programmable impedance output buffers. This allows a user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (RQ) is connected between the ZQ ball and Vss. The value of the resistor must be five times the desired impedance. For example, a 300  $\Omega$  resistor is required for an output impedance of 60  $\Omega$ . To ensure that output impedance is one fifth the value of RQ (within 15 percent), the range of RQ is 125  $\Omega$  to 300  $\Omega$ . Output impedance updates may be required because, over time, variations may occur in supply voltage and temperature. The device samples the value of RQ. An impedance update is transparent to the system and does not affect device operation. All data sheet timing and current specifications are met during an update.

## 2.6 PLL Reset

The  $\mu$ PD48288209/18/36 utilizes internal Phase-locked loops for maximum output, data valid windows. It can be placed into a stopped-clock state to minimize power with a modest restart time of 15  $\mu$ s. The clock (CK/CK#) must be toggled for 15  $\mu$ s in order to stabilize PLL circuits for next READ operation.

## 2.7 Clock Input

**Table 2-3. Clock Input Operation Conditions** 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Clock Input Voltage Level	VIN (DC)	CK and CK#	-0.3	V <sub>DD</sub> Q + 0.3	V	
Clock Input Differential Voltage Level	VID (DC)	CK and CK#	0.2	V <sub>DD</sub> Q + 0.6	V	8
Clock Input Differential Voltage Level	VID (AC)	CK and CK#	0.4	V <sub>DD</sub> Q + 0.6	V	8
Clock Input Crossing Point Voltage Level	VIX (AC)	CK and CK#	V <sub>DD</sub> Q/2 - 0.15	V <sub>DD</sub> Q/2 + 0.15	٧	9




Figure 2-2. Clock Input

Notes 1. DKx and DKx# have the same requirements as CK and CK#.

- 2. All voltages referenced to Vss.
- **3.** Tests for AC timing, IDD and electrical AC and DC characteristics may be conducted at normal reference/supply voltage levels; but the related specifications and device operations are tested for the full voltage range specified.
- **4.** AC timing and IDD tests may use a VIL to VIH swing of up to 1.5 V in the test environment, but input timing is still referenced to VREF (or the crossing point for CK/CK#), and parameters specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the HSTL Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above[below] the DC input LOW[HIGH] level).
- **6.** The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signal other than CK/CK# is VREF.
- 7. CK and CK# input slew rate must be >= 2V/ns (>=4V/ns if measured differentially).
- 8. VID is the magnitude of the difference between the input level on CK and input level on CK#.
- **9.** The value of V<sub>IX</sub> is expected to equal V<sub>DD</sub>Q/2 of the transmitting device and must track variations in the DC level of the same.
- 10. CK and CK# must cross within the region.
- 11. CK and CK# must meet at least VID(DC) (MIN.) when static and centered around VDDQ/2.
- 12. Minimum peak-to-peak swing.

#### 2.8 Mode Register Set Command (MRS)

The mode register stores the data for controlling the operating modes of the memory. It programs the  $\mu$ PD48288209/18/36 configuration, burst length, and I/O options. During a MRS command, the address inputs A0–A17 are sampled and stored in the mode register. tmrsc must be met before any command can be issued to the  $\mu$ PD48288209/18/36. The mode register may be set at any time during device operation. However, any pending operations are not guaranteed to successfully complete.

Since MRS is used for internal test mode entry, the designated bit at Figure 2-5. Mode Register Bit Map and Figure 2-27. Mode Register Set Command in Multiplexed Address Mode should be set.

Figure 2-3. Mode Register Set Timing

**Remark** MRS : MRS command AC : any command

CK# ---CK CS# WE# ADDRESS COD ADDRESS Don't care

Figure 2-4. Mode Register Set

Remark COD: code to be loaded into the register.




Figure 2-5. Mode Register Bit Map

- Notes 1. Bits A10-A17 must be set to all '0'. A18-An are "Don't Care".
  - 2. BL=8 is not available for configuration 1.
  - 3. ±30% temperature variation.
  - 4. Within 15%.

#### 2.9 Read & Write configuration (Non Multiplexed Address Mode)

**Table 2-4** shows, for different operating frequencies, the different  $\mu$ PD48288209/18/36 configurations that can be programmed into the mode register. The READ and WRITE latency (t<sub>RL</sub> and t<sub>WL</sub>) values along with the row cycle times (t<sub>RC</sub>) are shown in clock cycles as well as in nanoseconds. The shaded areas correspond to configurations that are not allowed.

**Symbol** Configuration Unit Frequency 1 Note 2 3 4 6 8 Cycles 4 6 8 Cycles  $t_{\mathsf{RL}}$ 5 7 9 Cycles twi 400MHz trc 20.0 20.0 **t**RL ns 22.5 twL ns 300MHz 20.0 26.7 tRC ns 20.0 26.7 **t**RL ns 30.0 twL 23.3 ns 200MHz **t**RC 20.0 30.0 40.0 20.0 40.0 30.0 trı ns 35.0 45.0 **t**wL ns

Table 2-4. Configuration Table

Note BL=8 is not available for configuration 1.

#### 2.10 Write Operation (WRITE)

Write accesses are initiated with a WRITE command, as shown in **Figure 2-6**. Row and bank addresses are provided together with the WRITE command. During WRITE commands, data will be registered at both edges of DK according to the programmed burst length (BL). A WRITE latency (WL) one cycle longer than the programmed READ latency (RL + 1) is present, with the first valid data registered at the first rising DK edge WL cycles after the WRITE command.

Any WRITE burst may be followed by a subsequent READ command. Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1 and Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1 illustrate the timing requirements for a WRITE followed by a READ for bursts of two and four, respectively.

Setup and hold times for incoming input data relative to the DK edges are specified as tos and toh. The input data is masked if the corresponding DM signal is HIGH. The setup and hold times for data mask are also tos and toh.

CK# ---CK

CS# ///
WE# ///
ADDRESS ///
BANK
ADDRESS ///
Don't care

Figure 2-6. WRITE Command

Remark A : Address

BA: Bank address




Figure 2-7. Basic WRITE Burst / DM Timing





Figure 2-8. WRITE Burst Basic Sequence: BL=2, RL=4, WL=5, Configuration 1






Remarks 1. WR : WRITE command

A/BAp: Address A of bank p
WL : WRITE latency
Dpq : Data q to bank p

**2.** Any free bank may be used in any given command. The sequence shown is only one example of a bank sequence.

Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1





Remark WR : WRITE command

RD : READ command

A/BAp : Address A of bank p

WL : WRITE latency

RL : READ latency

Dpq : Data q to bank p

Qpq : Data q from bank p

#### 2.11 Read Operation (READ)

Read accesses are initiated with a READ command, as shown in **Figure 2-12**. Row and bank addresses are provided with the READ command.

During READ bursts, the memory device drives the read data edge-aligned with the QK signal. After a programmable READ latency, data is available at the outputs. The data valid signal indicates that valid data will be present in the next half clock cycle.

The skew between QK and the crossing point of CK is specified as tcκακ. tακαο is the skew between QK0 and the last valid data edge considered the data generated at the DQ0–DQ17 in x36 and DQ0–DQ8 in x18 data signals. tακα1 is the skew between QK1 and the last valid data edge considered the data generated at the DQ18–DQ35 in x36 and DQ9–DQ17 in x18 data signals. tακαx is derived at each QKx clock edge and is not cumulative over time.

After completion of a burst, assuming no other commands have been initiated, DQ will go High-Z. Back-to-back READ commands are possible, producing a continuous flow of output data.

Minimum READ data valid window can be expressed as MIN.(tqkh, tqkl) – 2 x MAX.(tqkqx)

Any READ burst may be followed by a subsequent WRITE command. Figure 2-16. READ followed by WRITE, BL=2, RL=4, WL=5, Configuration 1 and Figure 2-17. READ followed by WRITE, BL=4, RL=4, WL=5, Configuration 1 illustrate the timing requirements for a READ followed by a WRITE.

Figure 2-12. READ Command

Remark A : Address

BA: Bank address




Figure 2-13. Basic READ Burst Timing

**Note 1.** Minimum READ data valid window can be expressed as MIN.(tqkh, tqkL) – 2 x MAX.(tqkqx) tckh and tckL are recommended to have 50% / 50% duty.

- **Remarks 1.** tqκq₀ is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18. tqκq₁ is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.
  - 2. takes into account the skew between any QKx and any DQ.
  - 3. tckok is specified as CK rising edge to QK rising edge.






Figure 2-14. READ Burst Basic Sequence: BL=2, RL=4, Configuration 1





Remark RD : READ command

A/BAp: Address A of bank p RL : READ latency

Qpq: Data q from bank p





Figure 2-16. READ followed by WRITE, BL=2, RL=4, WL=5, Configuration 1





Remark WR : WRITE command

RD : READ command

A/BAp : Address A of bank p

WL : WRITE latency

RL : READ latency

Dpq : Data q to bank p

Qpq : Data q from bank p

#### 2.12 Refresh Operation: AUTO REFRESH Command (AREF)

AREF is used to perform a REFRESH cycle on one row in a specific bank. The row addresses are generated by an internal refresh counter; external address balls are "Don't Care." The delay between the AREF command and a subsequent command to the same bank must be at least trc.

Within a period of 32 ms (treef), the entire memory must be refreshed. **Figure 2-19** illustrates an example of a continuous refresh sequence. Other refresh strategies, such as burst refresh, are also possible.

CK# - - - - - CK

CK

CS#

WE#

ADDRESS

BANK
ADDRESS

Don't care

Figure 2-18. AUTO REFRESH Command

Remark BA: Bank address

CK# -- CK ACy ACy Don't care

Figure 2-19. AUTO REFRESH Cycle

 $\textbf{Remarks 1}. \ \ ACx \ \ : Any \ command \ on \ bank \ x$ 

ARFx: Auto refresh bank x

ACy: Any command on different bank.

2. tRC is configuration-dependent. Refer to Table 2-4. Configuration Table.

#### 2.13 On-Die Termination

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command. With ODT on, all the DQs and DM are terminated to  $V_{TT}$  with a resistance  $R_{TT}$ . The command, address, and clock signals are not terminated. **Figure 2-20** below shows the equivalent circuit of a DQ receiver with ODT. ODTs are dynamically switched off during READ commands and are designed to be off prior to the  $\mu$ PD48288209/18/36 driving the bus. Similarly, ODTs are designed to switch on after the  $\mu$ PD48288209/18/36 has issued the last piece of data.

Table 2-5. On-Die Termination DC Parameters

Description	Symbol	MIN.	MAX.	Units	Note
Termination voltage	VTT	0.95 x VREF	1.05 x Vref	V	1, 2
On-Die termination	Rтт	125	185	Ω	3

Notes 1. All voltages referenced to Vss (GND).

- 2. VTT is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 3. The RTT value is measured at 95°C Tc.

Figure 2-20. On- Die Termination-Equivalent Circuit





Figure 2-21. READ Burst with ODT: BL=2, Configuration 1



Remark RD : READ command

A/BAp: Address A of bank p
RL: READ latency
Qpq: Data q from bank p





Figure 2-22. READ NOP READ with ODT: BL=2, Configuration 1





Remark RD : READ command

A/BAp: Address A of bank p RL : READ latency

Qpq : Data q from bank p





Figure 2-24. READ followed by WRITE with ODT: BL=2, Configuration 1





Remark RD: READ command

WR : WRITE command A/BAp: Address A of bank p

RL : READ latency
WL : WRITE latency
Qpq : Data q from bank p
Dpq : Data q to bank p

#### 2.14 Operation with Multiplexed Address

In multiplexed address mode, the address can be provided to the  $\mu$ PD48288209/18/36 in two parts that are latched into the memory with two consecutive rising clock edges. This provides the advantage that a maximum of 11 address balls are required to control the  $\mu$ PD48288209/18/36, reducing the number of balls on the controller side. The data bus efficiency in continuous burst mode is not affected for BL=4 and BL=8 since at least two clocks are required to read the data out of the memory. The bank addresses are delivered to the  $\mu$ PD48288209/18/36 at the same time as the WRITE command and the first address part, Ax.

This option is available by setting bit A5 to "1" in the mode register. Once this bit is set, the READ, WRITE, and MRS commands follow the format described in **Figure 2-26**. See **Figure 2-28**. **Power-Up Sequence in Multiplexed Address Mode** for the power-up sequence.




Figure 2-26. Command Description in Multiplexed

Remarks 1. Ax, Ay: Address

BA : Bank Address

2. The minimum setup and hold times of the two address parts are defined tas and tah.




Figure 2-27. Mode Register Set Command in Multiplexed Address Mode

- Notes 1. Bits A10-A17 must be set to all '0'.
  - 2. BL=8 is not available for configuration 1.
  - 3. ±30% temperature variation.
  - 4. Within 15%.

**Remark** The address A0, A3, A4, A5, A8, and A9 must be set as follows in order to activate the mode register in the multiplexed address mode.




Figure 2-28. Power-Up Sequence in Multiplexed Address Mode

- Notes 1. Recommended all address pins held LOW during dummy MRS command.
  - 2. A10-A17 must be LOW.
  - 3. Address A5 must be set HIGH (muxed address mode setting when  $\mu$ PD48288209/18/36 is in normal mode of operation).
  - **4.** Address A5 must be set HIGH (muxed address mode setting when  $\mu$ PD48288209/18/36 is already in muxed address mode).

Remark MRS : MRS command RFp : REFRESH Bank p AC : any command



### 2.15 Address Mapping in Multiplexed Mode

The address mapping is described in **Table 2-6** as a function of data width and burst length.

Table 2-6. Address Mapping in Multiplexed Address Mode

Data	Burst	Ball		Address									
Width	Length		Α0	А3	A4	<b>A</b> 5	A8	A9	A10	A13	A14	A17	A18
x36	BL=2	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ау	Χ	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
	BL=4	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	Х
		Ау	Χ	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
x18	BL=2	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ау	Χ	A1	A2	Х	A6	A7	A19	A11	A12	A16	A15
	BL=4	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ау	Χ	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
	BL=8	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	Х
		Ау	Χ	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
x9	BL=2	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ау	A20	A1	A2	Х	A6	A7	A19	A11	A12	A16	A15
	BL=4	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ау	Χ	A1	A2	Х	A6	A7	A19	A11	A12	A16	A15
	BL=8	Ax	A0	А3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ау	Х	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15

Remark X means "Don't care".

### 2.16 Read & Write configuration in Multiplexed Address Mode

In multiplexed address mode, the READ and WRITE latencies are increased by one clock cycle. The  $\mu$ PD48288209/18/36 cycle time remains the same, as described in **Table 2-7**.

Table 2-7. Configuration in Multiplexed Address Mode

Frequency	Symbol		Unit		
		1 Note	2	3	
	<b>t</b> rc	4	6	8	Cycles
	<b>t</b> RL	5	7	9	Cycles
	tw∟	6	8	10	Cycles
400MHz	<b>t</b> RC			20.0	ns
	<b>t</b> RL			22.5	ns
	tw∟			25.0	ns
300MHz	<b>t</b> RC		20.0	26.7	ns
	<b>t</b> rl		23.3	30.0	ns
	tw∟		26.7	33.3	ns
200MHz	<b>t</b> rc	20.0	30.0	40.0	ns
	<b>t</b> rl	25.0	35.0	45.0	ns
	<b>t</b> wL	30.0	40.0	50.0	ns

Note BL=8 is not available for configuration 1.

### 2.17 Refresh Command in Multiplexed Address Mode

Similar to other commands, the refresh command is executed on the next rising clock edge when in the multiplexed address mode. However, since only bank address is required for AREF, the next command can be applied on the following clock. The operation of the AREF command and any other command is represented in **Figure 2-29**.

Figure 2-29. Burst REFRESH Operation

Remark AREF: AUTO REFRESH


AC : Any command

Ax : First part Ax of address
Ay : Second part Ay of address

BAp : Bank p is chosen so that trc is met.

Figure 2-30. WRITE Burst Basic Sequence: BL=4, with Multiplexed Addresses, Configuration 1





Remark WR : WRITE command

RD: READ command

Ax/BAp: Address Ax of bank p

Ay: Address Ay of bank p

Dpq: Data q to bank p

Qpq: Data q from bank p

WL: WRITE latency
RL: READ latency

# 3. JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Table 3-1. Test Access Port (TAP) Pins

Pin name	Pin assignments	Description
TCK	12A	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	11A	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	12V	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	11V	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.

**Remark** The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the POWER-UP.

Table 3-2. JTAG DC Characteristics (0°C  $\leq$  Tc  $\leq$  95°C, 1.7 V  $\leq$  VDD  $\leq$  1.9 V, unless otherwise noted)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
JTAG Input leakage current	lu	$0 \text{ V} \leq V_{IN} \leq V_{DD}$	-5.0	+5.0	μΑ
JTAG I/O leakage current	ILO	$0 \text{ V} \leq V_{IN} \leq V_{DD}Q$ ,	-5.0	+5.0	μΑ
		Outputs disabled			
JTAG input HIGH voltage V <sub>IH</sub>			V <sub>REF</sub> + 0.15	V <sub>DD</sub> + 0.3	V
JTAG input LOW voltage	VIL		Vssq - 0.3	V <sub>REF</sub> - 0.15	V
JTAG output HIGH voltage	V <sub>OH1</sub>	Ioнc   = 100 μA	V <sub>DDQ</sub> - 0.2		V
	V <sub>OH2</sub>	I <sub>OHT</sub>   = 2 mA	V <sub>DDQ</sub> - 0.4		V
JTAG output LOW voltage Vol1		loLC = 100 μA		0.2	V
	V <sub>OL2</sub>	I <sub>OLT</sub> = 2 mA		0.4	V

Note 1. All voltages referenced to Vss (GND).


2. Overshoot:  $V_{IH (AC)} \le V_{DD} + 0.7 V \text{ for } t \le t_{CK}/2.$ 

Undershoot:  $V_{IL (AC)} \ge -0.5 \text{ V for } t \le \text{ tck/2}.$ 


During normal operation, VDDQ must not exceed VDD.

### **JTAG AC Test Conditions**

# Input waveform (Rise / Fall time ≤ 0.3 ns)



### **Output waveform**



# **Output load condition**




Table 3-3. JTAG AC Characteristics (0°C ≤ Tc ≤ 95°C)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Clock						
Clock cycle time	tтнтн		20		ns	
Clock frequency	f <sub>TF</sub>			50	MHz	
Clock HIGH time	<b>t</b> THTL		10		ns	
Clock LOW time	tтьтн		10		ns	
Output time	1					
TCK LOW to TDO unknown	<b>t</b> TLOX		0		ns	
TCK LOW to TDO valid	<b>t</b> TLOV			10	ns	
	1					
Setup time						
TMS setup time	<b>t</b> м∨тн		5		ns	
TDI valid to TCK HIGH	<b>t</b> dvth		5		ns	
Capture setup time	tcsJ		5		ns	1
	1					
Hold time						
TMS hold time	tтнмх		5		ns	
TCK HIGH to TDI invalid	<b>t</b> THDX		5		ns	
Capture hold time	tснл		5		ns	1

Note 1. tcsJ and tcHJ refer to the setup and hold time requirements of latching data from the boundary scan register.

# **JTAG Timing Diagram**




Table 3-4. Scan Register Definition (1)

Register name	Description
Instruction register	The 8 bit instruction registers hold the instructions that are executed by the TAP controller. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible. The bypass register is set LOW (Vss) when the bypass instruction is executed.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register.  The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

Table 3-5. Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	8	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	113	bit

Table 3-6. ID Register Definition

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD48288209	32M x 9	0000	0001 0000 1010 0111	0000010000	1
μPD48288218	16M x 18	0001	0001 0000 1010 0111	0000010000	1
μPD48288236	8M x 36	0010	0001 0000 1010 0111	0000010000	1

Table 3-7. SCAN Exit Order

Bit	S	ignal nam	10	Bump	Bit	Bit Signal name		Bump	Bit	Bit Signal name			Bump	
no.	х9	x18	x36	ID	no.	х9	x18	x36	ID	no.	х9	x18	x36	ID
1	DK	DK	DK1	K1	39	DNU	DNU	DQ30	R11	77	DNU	DNU	DQ2	C11
2	DK#	DK#	DK1#	K2	40	DNU	DNU	DQ30	R11	78	DNU	DNU	DQ2	C11
3	CS#	CS#	CS#	L2	41	DNU	DNU	DQ32	P11	79	DQ1	DQ1	DQ3	C10
4	REF#	REF#	REF#	L1	42	DNU	DNU	DQ32	P11	80	DQ1	DQ1	DQ3	C10
5	WE#	WE#	WE#	M1	43	DQ5	DQ10	DQ33	P10	81	DNU	DNU	DQ0	B11
6	A17	A17	A17	М3	44	DQ5	DQ10	DQ33	P10	82	DNU	DNU	DQ0	B11
7	A16	A16	A16	M2	45	DNU	DNU	DQ34	N11	83	DQ0	DQ0	DQ1	B10
8	A18	A18	A18	N1	46	DNU	DNU	DQ34	N11	84	DQ0	DQ0	DQ1	B10
9	A15	A15	A15	P1	47	DQ4	DQ9	DQ35	N10	85	DNU	DQ4	DQ9	В3
10	DNU	DQ14	DQ25	N3	48	DQ4	DQ9	DQ35	N10	86	DNU	DQ4	DQ9	В3
11	DNU	DQ14	DQ25	N3	49	DM	DM	DM	P12	87	DNU	DNU	DQ8	B2
12	DNU	DNU	DQ24	N2	50	A19	A19	(A19)	N12	88	DNU	DNU	DQ8	B2
13	DNU	DNU	DQ24	N2	51	A11	A11	A11	M11	89	DNU	DQ5	DQ11	C3
14	DNU	DQ15	DQ23	P3	52	A12	A12	A12	M10	90	DNU	DQ5	DQ11	C3
15	DNU	DQ15	DQ23	P3	53	A10	A10	A10	M12	91	DNU	DNU	DQ10	C2
16	DNU	DNU	DQ22	P2	54	A13	A13	A13	L12	92	DNU	DNU	DQ10	C2
17	DNU	DNU	DQ22	P2	55	A14	A14	A14	L11	93	DNU	DQ6	DQ13	D3
18	DNU	QK1	QK1	R2	56	BA1	BA1	BA1	K11	94	DNU	DQ6	DQ13	D3
19	DNU	QK1#	QK1#	R3	57	CK#	CK#	CK#	K12	95	DNU	DNU	DQ12	D2
20	DNU	DNU	DQ20	T2	58	CK	CK	CK	J12	96	DNU	DNU	DQ12	D2
21	DNU	DNU	DQ20	T2	59	BA0	BA0	BA0	J11	97	DNU	DNU	DQ14	E2
22	DNU	DQ16	DQ21	T3	60	A4	A4	A4	H11	98	DNU	DNU	DQ14	E2
23	DNU	DQ16	DQ21	T3	61	A3	А3	А3	H12	99	DNU	DQ7	DQ15	E3
24	DNU	DNU	DQ18	U2	62	A0	A0	A0	G12	100	DNU	DQ7	DQ15	E3
25	DNU	DNU	DQ18	U2	63	A2	A2	A2	G10	101	DNU	DNU	DQ16	F2
26	DNU	DQ17	DQ19	U3	64	A1	A1	A1	G11	102	DNU	DNU	DQ16	F2
27	DNU	DQ17	DQ19	U3	65	A20	(A20)	(A20)	E12	103	DNU	DQ8	DQ17	F3
28	ZQ	ZQ	ZQ	V2	66	QVLD	QVLD	QVLD	F12	104	DNU	DQ8	DQ17	F3
29	DQ8	DQ13	DQ27	U10	67	DQ3	DQ3	DQ7	F10	105	(A21)	(A21)	(A21)	E1
30	DQ8	DQ13	DQ27	U10	68	DQ3	DQ3	DQ7	F10	106	A5	A5	A5	F1
31	DNU	DNU	DQ26	U11	69	DNU	DNU	DQ6	F11	107	A6	A6	A6	G2
32	DNU	DNU	DQ26	U11	70	DNU	DNU	DQ6	F11	108	A7	A7	A7	G3
33	DQ7	DQ12	DQ29	T10	71	DQ2	DQ2	DQ5	E10	109	A8	A8	A8	G1
34	DQ7	DQ12	DQ29	T10	72	DQ2	DQ2	DQ5	E10	110	BA2	BA2	BA2	H1
35	DNU	DNU	DQ28	T11	73	DNU	DNU	DQ4	E11	111	A9	A9	A9	H2
36	DNU	DNU	DQ28	T11	74	DNU	DNU	DQ4	E11	112	NF	NF	DK0#	J2
37	DQ6	DQ11	DQ31	R10	75	QK0	QK0	QK0	D11	113	NF	NF	DK0	J1
38	DQ6	DQ11	DQ31	R10	76	QK0#	QK0#	QK0#	D10					

**Note** Any unused balls that are in the order will read as a logic "0".

#### **JTAG Instructions**


Many different instructions (2<sup>8</sup>) are possible with the 8-bit instruction register. All used combinations are listed in **Table 3-8**, Instruction Codes. These six instructions are described in detail below. The remaining instructions are reserved and should not be used.

The TAP controller used in this RAM is fully compliant to the 1149.1 convention. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

Table 3-8


Instructions	Instruction Code [7:0]	Description
EXTEST	0000 0000	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	0010 0001	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
SAMPLE / PRELOAD	0000 0101	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tch). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
CLAMP	0000 0111	When the CLAMP instruction is loaded into the instruction register, the data driven by the output balls are determined from the values held in the boundary scan register. Selects the bypass register to be connected between TDI and TDO. Data driven by output balls are determined from values held in the boundary scan register.
High-Z	0000 0011	The High-z instruction causes the boundary scan register to be connected between the TDI and TDO. This places all RAMs outputs into a High-Z state.  Selects the bypass register to be connected between TDI and TDO. All outputs are forced into high impedance state.
BYPASS	1111 1111	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
Reserved for Future Use	-	The remaining instructions are not implemented but are reserved for future use. Do not use these instructions.


### **TAP Controller State Diagram**




# 4. Package Drawing

# 144-PIN TAPE FBGA ( $\mu$ BGA) (18.5x11)







	(UNIT:mm)
ITEM	DIMENSIONS
D	18.50±0.10
D1	17.90
D2	14.52
Е	11.00±0.10
E1	10.70
E2	2.184
W	0.20
Α	1.07±0.10
A1	0.39±0.05
A2	0.68
А3	0.08 MAX.
eD	1.00
еE	0.80
SD	0.50
SE	2.00
b	0.51±0.05
х	0.15
у	0.10
y1	0.20
ZD	0.75
ZE	1.10
	D144EE 90 DW1

P144FF-80-DW1

© NEC Electronics Corporation 2008

# 5. Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

### **Types of Surface Mount Devices**

 $\mu \text{PD48288209FF-DW1} \qquad : \quad 144-\text{pin TAPE FBGA (18.5 x 11)}$   $\mu \text{PD48288218FF-DW1} \qquad : \quad 144-\text{pin TAPE FBGA (18.5 x 11)}$   $\mu \text{PD48288236FF-DW1} \qquad : \quad 144-\text{pin TAPE FBGA (18.5 x 11)}$   $\mu \text{PD48288209FF-DW1-A} \qquad : \quad 144-\text{pin TAPE FBGA (18.5 x 11)}$   $\mu \text{PD48288218FF-DW1-A} \qquad : \quad 144-\text{pin TAPE FBGA (18.5 x 11)}$   $\mu \text{PD48288236FF-DW1-A} \qquad : \quad 144-\text{pin TAPE FBGA (18.5 x 11)}$ 



# 6. Revision History

Edition/	Pa	age	Type of	Location	Description
Date	This Previous		revision		(Previous edition $ o$ This edition)
	edition	edition			
3rd edition/	Throughout Throughout		Modification		Preliminary Data Sheet $ ightarrow$ Data Sheet
Nov. 2008	p47	p47	Modification	4. Package Drawing	Preliminary information $\rightarrow$ Formal information
4th edition/	Throughout Throughout		Modification		Modified terms.
Jan. 2009					



[MEMO]

#### NOTES FOR CMOS DEVICES —

### 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### ⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

### (6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of January, 2009. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data
  books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or
  types are available in every country. Please check with an NEC Electronics sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).