

# TC9464FN


## $\Sigma$ - $\Delta$ Modulation DA Converter with Built-In 8 Times Oversampling Digital/Analog Filter

The TC9464FN is a second-order  $\Sigma$ - $\Delta$  modulation 1-bit DA converter incorporating an 8 times oversampling digital/analog filter developed for digital audio equipment.

Because the IC includes an analog filter it can output a direct analog waveform, thus reducing the size and cost of the DA converter.

### Features

- Built-in 8 times oversampling digital filter
- Built-in digital de-emphasis filter
- In serial operating mode, output amplitude can be set in 128 steps of resolution using microcontroller commands
- In parallel control mode, soft mute output can be set in 64 steps in 20 ms
- Built-in LR common zero detection output function
- DAC oversampling ratio (OSR): 192 fs
- Double-speed operation capable
- Sampling frequencies: 44.1 kHz, 32 kHz, 48 kHz
- Built-in third-order analog filter
- The digital filter and DA converter characteristics are as shown next page



Weight: 0.14 g (typ.)

### Digital Filter (at $f_s = 44.1$ kHz)

	DIGITAL FILTER	PASSBAND RIPPLE	TRANSIENT BANDWIDTH	ATTENUATION
Standard Operation	8fs	$\pm 0.11$ dB	20k~24.1kHz	-26dB or less
Double-speed Operation	8fs	$\pm 0.11$ dB	20k~24.1kHz	-26dB or less


### DA Converter ( $V_{DD} = 5$ V)

	OSR	NOISE DISTORTION	S / N RATIO
Standard Operation	192fs	-85dB (Typ.)	96dB (Typ.)
Double-speed Operation	96fs	-85dB (Typ.)	86dB (Typ.)


## Pin Assignment

V <sub>DD</sub>	1	LRCK
T1	2	CBK
P/S	3	DATA
V <sub>DA</sub>	4	HS
RO	5	ATT (SM)
GNDA	6	SHIFT (EMP)
VR	7	LATCH (BS)
GNDA	8	V <sub>DX</sub>
LO	9	XO
V <sub>DA</sub>	10	XI
ZD	11	GNDX
GNDD	12	MCK

## Block Diagram




## Pin Description

Pin No.	Symbol	I/O	Function	Remarks
1	V <sub>DD</sub>	—	Digital block power pin	
2	T1	I	Test pin Always set to low.	
3	P/S	I	Parallel/serial mode select pin	
4	V <sub>DA</sub>	—	Analog power pin	
5	RO	O	Right channel analog data output pin	
6	GNDA	—	Analog GND pin	
7	VR	I	Reference voltage input pin	
8	GNDA	—	Analog GND pin	
9	LO	O	Left channel analog data output pin	
10	V <sub>DA</sub>	—	Analog power pin	
11	ZD	O	Zero data detection output pin common to left and right channels	
12	GNDD	—	Digital GND pin	
13	MCK	O	System clock output pin	
14	GNDX	—	Crystal oscillator GND pin	
15	XI	I	Crystal oscillator connecting pins Generate the clock required by the system.	
16	XO	O		
17	V <sub>DX</sub>	—	Crystal oscillator power pin	
18	LATCH (BS)	I	In serial mode, data latch signal input pin In parallel mode, de-emphasis filter mode select pin	Schmitt input
19	SHIFT (EMP)	I	In serial mode, shift clock input pin In parallel mode, de-emphasis filter control pin	Schmitt input
20	ATT (SM)	I	In serial mode, data input pin In parallel mode, soft mute control pin	Schmitt input
21	HS	I	Standard/double-speed operation control pin When H: standard operation, when L: double-speed mode	
22	DATA	I	Data input pin	
23	BCK	I	Bit clock input pin	
24	LRCK	I	LR clock input pin	

## Description of Block Operation

### 1. Crystal Oscillation Circuit and Timing Generator

The clock required for the IC's internal operation can be generated by connecting a crystal and capacitors as in the diagram below. The IC will also operate when a system clock is input from an external source through XI (pin 15). However in this case, due consideration should be taken of the fact that waveform characteristics such as jitter and rising/falling characteristics of the system clock significantly affect the DA converter noise distortion and the S/N.



$$C_L = 10\text{--}33 \text{ pF}$$

Use a crystal with a low IC value and good startup characteristics.


**Figure 1** Crystal Oscillator Circuit

The timing generator generates the clocks or process timing signals required for such functions as digital filtering and de-emphasis filtering.

### 2. Data Input Circuit


DATA and the LRCK are loaded to the LSI internal shift registers on the BCK signal rising edge.

Accordingly, as shown in the Figure 2 timing example, the DATA and LRCK signals must be input on the BCK signal falling edge. In addition, DATA is designed so that the 16 bits before the change point of LRCK are regarded as valid data. Therefore, when BCK is 48 fs or 64 fs, for example, effective data must be input before the change point of LRCK.



**Figure 2a** Example of Input Timing Chart

When BCK is 48 fs or 64 fs, input valid data before the change point of LRCK as in the figure below.



**Figure 2b Example of Input Timing Chart**


### 3. Digital Filter

In both standard and double-speed operation, an 8 times oversampling IIR digital filter eliminates aliasing noise component outside the bandwidth.

**Table 1 Basic Characteristics of Digital Filter (fs = 44.1 kHz)**

Set Mode	Pass Band Ripple	Transient Bandwidth	Attenuation
Standard operation	$\pm 0.11\text{dB}$	20.0 k~24.1 kHz	-26dB or less
Double-speed operation	$\pm 0.11\text{dB}$	20.0 k~24.1 kHz	-26dB or less

Figure 3 shows the digital filter frequency characteristics. (same as for double-speed operation.)



**Figure 3 Frequency Characteristics of Digital Filter (fs = 44.1 kHz)**

#### 4. De-Emphasis Filter

By switching the mode, the digital de-emphasis circuit can be set to three frequencies: 32 kHz, 44.1 kHz, and 48 kHz.

In parallel mode ( $P/S = H$ ), these frequencies are set by the LATCH (BS) (pin 18) and SHIFT (EMP) (pin 19) pins. In serial mode ( $P/S = L$ ), the frequencies are set using microcontroller commands. (for details for setting in serial mode, see the section on the microcontroller interface function.)


**Table 2 Digital De-emphasis Filter Frequency Coefficient Setting (in parallel mode)**

LATCH (BS)	H	H	L	L
SHIFT (EMP)	H	L	H	L
Mode (fs selection)	32	48	44.1	Off


(kHz)

The digitalization of the de-emphasis filter eliminates the need for such external components as resistors, capacitors, and analog switches. In addition, the coefficients are adjusted to reduce error in the de-emphasis filter characteristics.

The following diagrams show the filter structure and characteristics.



$$\text{Transfer function: } H(Z) = \frac{(b_0 + b_1 Z^{-1})}{(1 - a_1 Z^{-1})}$$




$$T_1 = 50 \mu s, T_2 = 15 \mu s$$

**Figure 4 IIR Digital De-Emphasis Filter**

**Figure 5 Filter Characteristics**

#### 5. DA Conversion Circuit


The TC9464FN incorporates a second-order  $\Sigma\Delta$  modulation DA converter for two channels (simultaneous output type). Figure 6 shows the converter's internal structure.



$$\text{Second order } \Sigma\Delta \text{ converter: } Y(Z) = X(Z) + (1 - Z^{-1})^2 Q(Z)$$

**Figure 6 Σ-Δ Modulation DA Converter**

The clock of the  $\Sigma\Delta$  modulation unit is designed to operate at 192 fs. Figure 7 shows the noise shaping characteristics.




**Figure 7 Noise Shaping Characteristics**

## 6. Data Output Circuit

The output circuit incorporates a third-order analog low-pass filter.

This allows the IC to directly obtain analog signals from the IC output pins RO (pin 5) and LO (pin 9).




**Figure 8 Analog Filter Circuit**

## 7. Soft Mute Circuit

The TC9464FN incorporates a soft mute function. In parallel mode ( $P/\bar{S} = H$ ), switching the SM pin from low to high performs soft mute on the DA converter output. Figure 9 shows the soft mute on/off settings and the DA converter output.

Soft mute on/off control is disabled during output level transition.



**Figure 9 Changes in Soft Mute DA Converter Output Level**

## 8. Zero Data Detection Output Circuit

The TC9464FN incorporates a zero data detection output circuit. If data in both the left and right channels are zero data for 350 ms or longer, the ZD pin (pin 11) changes from low to high.

If the data in both the L and R channels is other than zero data, ZD is fixed to L.

## 9. Description of Internal Control Signals

The  $P/\bar{S}$  pin can be used to switch between parallel control mode ( $P/\bar{S}$  pin = high in DC setting mode) and serial control mode ( $P/\bar{S}$  pin = low in microcontroller setting mode). The following describes the control functions.

### 9-1 Parallel Control Mode ( $P/\bar{S}$ pin = high)

In parallel control mode, pins 18, 19, and 20 are used as the mode setting pins shown in the table below.

**Table 3 Parallel Control Mode**

Pin No.	Pin Name	Pin Description
18	BS	De-emphasis filter mode switching pin
19	EMP	De-emphasis control pin
20	SM	Soft mute control pin

## 9-2 Serial Control Mode (P/S pin = low: microcontroller interface function)


In serial control mode, a microcontroller can perform the IC settings. In serial control mode, pins 18, 19, and 20 are used as the attenuator input pins as shown in the table below.

**Table 4 Pins in Serial Control Mode**

Pin No.	Pin Name	Pin Description
18	LATCH	Data latch signal input pin
19	SHIFT	Shift clock signal input pin
20	ATT	Data input pin

The LATCH and ATT signals are loaded to the LSI internal shift register on the SHIFT signal rising edge. Accordingly, as shown in the Figure 10 timing example, the data input from the ATT pin on the shift signal rising edge must be valid. The LATCH pulse must rise at least 1.5  $\mu$ s after the final clock rising edge input from the SHIFT pin. Operating the shift clock with LATCH low destabilizes the internal states, possibly causing malfunction.

Therefore, set the LATCH signal to low level after loading D7 to the register.



A = AT least 1.5  $\mu$ s   B = AT least 1.5  $\mu$ s

**Figure 10 Example of Serial Control Mode Data Setting Timing**

In serial control mode, control is as follows.

Set all the control bits when the IC power is switched on.

**Table 5 Serial Mode Control**

Serial Input Data	Control Signal	
D7	0	1
D6	AT6	$\mu$ BS
D5	AT5	$\mu$ EMP
D4	AT4	—
D3	AT3	—
D2	AT2	—
D1	AT1	—
D0	AT0	—

AT0 to 6: Attenuation level setting

$\mu$ BS: De-emphasis switching

$\mu$ EMP: De-emphasis on/off switching

## (1) Digital attenuator

D7 = low sets digital attenuator control mode. The attenuator can be set in 128 steps. The following table shows the relationship between the commands and the output.

**Table 6 Attenuator Data vs Audio Output**

Attenuation Data D6 VS D0	Audio Output
7F (HEX)	0dB
7E (HEX)	-0.069dB
:	:
01 (HEX)	-42.076dB
00 (HEX)	-∞

The 01 (HEX) to 7E (HEX) attenuation value is calculated by the following formula.

$$\text{ATT} = 20\log(\text{input data}/127) \text{ dB}$$

Example: With attenuation data 7 A:

$$\text{ATT} = 20\log(122/127) \text{ dB} = -0.349 \text{ dB}$$

D7 = high sets de-emphasis switching mode.

## (2) Digital de-emphasis filter

The digital de-emphasis filter is controlled by the μEMP and μBS signals.

**Table 7 Digital De-Emphasis Filter Setting**

μBS	H	H	L	L
μEMP	H	L	H	L
Mode (fs selection)	32	48	44.1	Off

(kHz)

## Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	-0.3~6.0	V
	V <sub>DA</sub>	-0.3~6.0	
	V <sub>DX</sub>	-0.3~6.0	
Input voltage	V <sub>in</sub>	-0.3~V <sub>DD</sub> + 0.3	V
Power dissipation	P <sub>D</sub>	200	mW
Operating temperature	T <sub>opr</sub>	-35~85	°C
Storage temperature	T <sub>stg</sub>	-55~150	°C

Electrical Characteristics (unless otherwise specified, Ta = 25°C, V<sub>DD</sub> = V<sub>DX</sub> = V<sub>DA</sub> = 5 V)


## DC Characteristics

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Operating supply voltage	V <sub>DD</sub>	—	Ta = -35~85°C	4.5	5.0	5.5	V
	V <sub>DX</sub>			4.5	5.0	5.5	
	V <sub>DA</sub>			4.5	5.0	5.5	
Supply current	I <sub>DD</sub>	—	XI = 16.9 MHz	—	12	20	mA
Input voltage	"H" level	V <sub>IH</sub>	—	V <sub>DD</sub> × 0.7	—	V <sub>DD</sub>	V
	"L" level	V <sub>IL</sub>		0	—	V <sub>DD</sub> × 0.3	
Input current	"H" level	I <sub>IH</sub>	—	-10	—	10	μA
	"L" level	I <sub>IL</sub>			—	—	

## AC Characteristics (oversampling ratio = 192 fs)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Noise distortion	THD + N1	1	Total harmonic distortion + noise 1 kHz sine wave, full-scale input V <sub>DD</sub> = V <sub>DX</sub> = V <sub>DA</sub> = 5 V	—	-85	-80	dB
Signal-to-noise ration	S/N	1	—	88	96	—	dB
Dynamic range	DR	1	1 kHz sine wave, -60dB input conversion	90	95	—	dB
Crosstalk	CT	1	1 kHz sine wave, full-scale input	—	-95	-90	dB
Analog output level	Aout1	1	1 kHz sine wave, full-scale input V <sub>DD</sub> = V <sub>DX</sub> = V <sub>DA</sub> = 5 V	—	1175	—	mVrms
Operating frequency	f <sub>opr</sub>	—	V <sub>DD</sub> = V <sub>DA</sub> = V <sub>DX</sub> ≥ 4.5 V	10	16.9344	19.2	MHz
Input frequency	f <sub>LR</sub>	—	LRCK duty cycle = 50%	30	44.1	100	kHz
	f <sub>BCK</sub>		BCK duty cycle = 50%	0.96	2.1168	4.3	MHz
Rise time	t <sub>r</sub>	—	LRCK, BCK pin (10 to 90%)	—	—	15	ns
Fall time	t <sub>f</sub>			—	—	15	ns
Delay time	t <sub>d</sub>	—	BCK Edge → LRCK, DATA	—	—	40	ns

## Test Circuit 1: Using Application Circuit



SG: Anritsu MG-22A or equivalent


LPF: Shibasoku 725C built-in filter

Distortion factor gauge: Shibasoku 725C or equivalent


Parameter measured	Distortion Factor Gauge Filter Setting A weight
THD + N, CT	Off
S/N, DR	On

A weight: IEC-A or equivalent

## AC Characteristic Point (input signal setting: LRCK, BCK, DATA)





## Application Circuit



**Package Dimensions**

SSOP24-P-300-0.65A

Unit : mm



Weight: 0.14g (typ.)

**RESTRICTIONS ON PRODUCT USE**

030519EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.