



# **Description**


- Six winding, surface mount devices that offer more than 500 usable inductor or transformer configurations
- High power density and low profile
- Low radiated noise and tightly coupled windings
- Power range from 1 Watt 70 Watts
- Frequency range to over 1MHz
- 500 VAC Isolation

#### **Applications**

- Inductors: buck, boost, coupled, choke, filter, resonant, noise filtering, differential, forward, common mode
- Transformers: flyback, feed forward, push-pull, multiple output, inverter, step-up, step-down, gate drive, base drive, wide band, pulse, control, impedance, isolation, bridging, ringer, converter, auto

#### **Environmental Data**

- Storage temperature range: -55C to 125C
- Operating ambient temperature range: -40C to +85C (range is application specific). The internal "hot spot" temperature defines the maximum allowable currents, which are limited to 130C, including ambient
- Infrared reflow temperature: +240C for 30 seconds maximum



# **Packaging**

- Supplied in tape and reel packaging, 600 (VP01), 300 (VP02), and 200 (VP03) per reel
- Supplied in bulk packaging (VP04 and VP05)
- VP04 & VP05 tape and reel packaging available. Please contact factory for details.

<b>D</b> 400	.,			<b>5</b> ( )		_	Leakage	Thermal
Part (1)	L(BASE)	ISAT(BASE)	IRMS(BASE)	R(BASE)	Volt-µsec(BASE)	EPEAK(BASE)	Inductance	Resistance
Number	μH	Amps	Amps	Ohms	μVs	μJ	(BASE) µH	°C/Watt
\/DIII 4 4400(40)	(NOM) <sup>(2)</sup>	(TYP)(3)(4)	(TYP)(3)(5)	(MAX) <sup>(6)</sup>	(MAX) <sup>(7)</sup>	(TYP) <sup>(8)</sup>	(TYP)	(TYP) <sup>(9)</sup>
VPH1-1400 <sup>(10)</sup>	201.6 +/-30%	0.04	0.55	0.344	32.9	0.11	0.212	60.7
VP1-1400 <sup>(10)</sup>	89.6 +/-30%	0.06	0.85	0.145	21.8	0.11	0.096	60.7
VPH1-0190	27.4 +/-20%	0.29	0.55	0.344	32.9	0.77	0.212	60.7
VP1-0190	12.2 +/-20%	0.43	0.85	0.145	21.8	0.77	0.096	60.7
VPH1-0102	14.7 +/-20%	0.53	0.55	0.344	32.9	1.45	0.212	60.7
VP1-0102	6.5 +/-20%	0.80	0.85	0.145	21.8	1.45	0.096	60.7
VPH1-0076	10.9 +/-20%	0.72	0.55	0.344	32.9	1.92	0.212	60.7
VP1-0076	4.9 +/-20%	1.06	0.85	0.145	21.8	1.92	0.096	60.7
VPH1-0059	8.5 +/-20%	0.92	0.55	0.344	32.9	2.48	0.212	60.7
VP1-0059	3.8 +/-20%	1.37	0.85	0.145	21.8	2.48	0.096	60.7
VPH2-1600 <sup>(10)</sup>	160 +/-30%	0.07	0.95	0.159	48.3	0.29	0.165	44.0
VP2-1600 <sup>(10)</sup>	78.4 +/-30%	0.10	1.26	0.090	33.7	0.29	0.083	44.0
VPH2-0216	21.6 +/-20%	0.53	0.95	0.159	48.3	2.11	0.165	44.0
VP2-0216	10.6 +/-20%	0.76	1.26	0.090	33.7	2.11	0.083	44.0
VPH2-0116	11.6 +/-20%	0.99	0.95	0.159	48.3	3.94	0.165	44.0
VP2-0116	5.7 +/-20%	1.41	1.26	0.090	33.7	3.94	0.083	44.0
VPH2-0083	8.3 +/-20%	1.39	0.95	0.159	48.3	5.47	0.165	44.0
VP2-0083	4.1 +/-20%	1.95	1.26	0.090	33.7	5.47	0.083	44.0
VPH2-0066	6.6 +/-20%	1.74	0.95	0.159	48.3	7.01	0.165	44.0
VP2-0066	3.2 +/-20%	2.50	1.26	0.090	33.7	7.01	0.083	44.0
VPH3-0780(10)	132 +/-30%	0.07	0.97	0.14	39.8	0.24	0.125	43.4
VP3-0780 <sup>(10)</sup>	63.2 +/-30%	0.10	1.47	0.061	27.7	0.24	0.058	43.4
VPH3-0138	23.3 +/-20%	0.41	0.97	0.14	39.8	1.36	0.125	43.4
VP3-0138	11.2 +/-20%	0.59	1.47	0.061	27.7	1.36	0.058	43.4
VPH3-0084	14.2 +/-20%	0.67	0.97	0.14	39.8	2.23	0.125	43.4
VP3-0084	6.8 +/-20%	0.97	1.47	0.061	27.7	2.23	0.058	43.4
VPH3-0055	9.3 +/-20%	1.02	0.97	0.14	39.8	3.38	0.125	43.4
VP3-0055	4.5 +/-20%	1.46	1.47	0.061	27.7	3.38	0.058	43.4
VPH3-0047	7.94 +/-20%	1.19	0.97	0.14	39.8	4.00	0.125	43.4
VP3-0047	3.8 +/-20%	1.73	1.47	0.061	27.7	4.00	0.058	43.4





# **VERSA-PAC® Inductors and Transformers** (Surface Mount)

Part (1) Number	L(BASE) µH (NOM) <sup>(2)</sup>	ISAT(BASE) Amps (TYP)(3)(4)	IRMS(BASE) Amps (TYP)(3)(5)	R(BASE) Ohms (MAX) <sup>(6)</sup>	Volt-µsec(base) µVs (MAX) <sup>(7)</sup>	EPEAK(BASE)  µJ  (TYP)(8)	Leakage Inductance (BASE) µH (TYP)	Thermal Resistance °C/Watt (TYP) <sup>(9)</sup>
VPH4-0860 <sup>(10)</sup>	159.65 +/-30%	0.11	1.41	0.0828	64.6	0.57	0.156	39.4
VP4-0860 <sup>(10)</sup>	87.0 +/-30%	0.15	1.70	0.057	44.7	0.57	0.075	39.4
VPH4-0140	23.7 +/-20%	0.65	1.41	0.0828	64.6	3.54	0.156	39.4
VP4-0140	11.3 +/-20%	0.95	1.70	0.057	44.7	3.54	0.075	39.4
VPH4-0075	12.7 +/-20%	1.21	1.41	0.0828	64.6	6.55	0.156	39.4
VP4-0075	6.1 +/-20%	1.75	1.70	0.057	44.7	6.55	0.075	39.4
VPH4-0060	10.1 +/-20%	1.52	1.41	0.0828	64.6	8.16	0.156	39.4
VP4-0060	4.9 +/-20%	2.18	1.70	0.057	44.7	8.16	0.075	39.4
VPH4-0047	7.94 +/-20%	1.94	1.41	0.0828	64.6	10.52	0.156	39.4
VP4-0047	3.8 +/-20%	2.81	1.70	0.057	44.7	10.52	0.075	39.4
VPH5-1200 <sup>(10)</sup>	173 +/-30%	0.14	1.70	0.0711	98.4	1.11	0.235	30.3
VP5-1200(10)	76.8 +/-30%	0.20	2.08	0.047	65.6	1.11	0.105	30.3
VPH5-0155	22.3 +/-20%	1.05	1.70	0.0711	98.4	8.83	0.235	30.3
VP5-0155	9.9 +/-20%	1.60	2.08	0.047	65.6	8.83	0.105	30.3
VPH5-0083	12 +/-20%	1.96	1.70	0.0711	98.4	16.07	0.235	30.3
VP5-0083	5.3 +/-20%	2.95	2.08	0.047	65.6	16.07	0.105	30.3
VPH5-0067	9.65 +/-20%	2.43	1.70	0.0711	98.4	19.83	0.235	30.3
VP5-0067	4.3 +/-20%	3.63	2.08	0.047	65.6	19.83	0.105	30.3
VPH5-0053	7.63 +/-20%	3.07	1.70	0.0711	98.4	25.10	0.235	30.3
VP5-0053	3.4 +/-20%	4.59	2.08	0.047	65.6	25.10	0.105	30.3

- (1) The first three digits in the part number signify the size of the package. The next four digits specify the AL, or nanoHenries per turn squared.
- (2) LBASE = Nominal Inductance of a single winding.
- (3) IBASE is the lessor of ISAT(BASE) and IRMS(BASE).
- (4) Peak current that will result in 30% saturation of the core. This current value assumes that equal current flows in all six windings. For applications in which all windings are not simultaneously driven (i.e. flyback, SEPIC, Cuk, etc.), the saturation current per winding

$$I_{\text{SAT}} = \frac{6 \text{ X } I_{\text{SAT}(\text{BASE})}}{\text{Number of Windings Driven}}$$

- (5) RMS Current that results in a surface temperature of approximately 40°C above ambient. The 40°C rise occurs when the specified current flows through each of the six windings.
- (6) Maximum DC Resistance of each winding.
- (7) For multiple windings in series, the volt-usecond TOTAL (µVs) capability varies as the number of windings in series (S):

$$Volt-\mu sec_{TOTAL} = S \times Volt-\mu sec_{(BASE)}$$

For multiple windings in parallel, the volt-usecond TOTAL (µVs) capability is as shown in the table above.

Maximum Energy capability of each winding. This is based on 30% saturation of the core:

Energy<sub>SERIES</sub> = 
$$S^2 \times \frac{1}{2} \times 0.7 L_{BASE} \times I_{SAT(BASE)}^2$$

Energy<sub>PARALLEL</sub> = 
$$P^2 \times \frac{1}{2} \times 0.7 L_{BASE} \times I_{SAT(BASE)}^2$$


For multiple windings, the energy capability varies as the square of the number of windings. For example, six windings (either parallel or series) can store 36 times more energy than one winding.

- (9) Thermal Resistance is the approximate surface temperature rise per Watt of heat loss under still-air conditions. Heat loss is a combination of core loss and wire loss. The number assumes the underlying PCB copper area equals 150% of the component area.
- (10) These devices are designed for feed-forward applications, where load current dominates magnitizing current.

VERSA-PAC temperature rise depends on total power losses and size. Any other PCM configurations other than those suggested could run hotter than acceptable.

Certain topologies or applications must be analyzed for needed requirements and matched with the best VERSA-PAC size and configuration. Proper consideration must be used with all parameters, especially those associated with current rating, energy storage, or maximum volt-seconds.

VERSA-PAC should not be used in off-line or safety related applications. The breakdown voltage from one winding to any other winding is 500 VAC maximum.









# **Mechanical Diagrams**


# VP1 and VPH1



#### FRONT VIEW



#### RECOMMENDED PCB LAYOUT






#### **NOTES**


- 1) Tolerances A I are ± 0.25 mm unless specified otherwise.
- 2) Tolerances J P are +/- 0.1 mm unless specified otherwise.
- 3) Marking as shown
  - a) Dot for pin #1 identification
  - b) On top of unit: -- VPHx-xxx (product code, size, 4 digit part number per family table.)
  - c) On top of unit: Versa Pac Logo (optional)
  - d) On bottom of unit: wwllyy = (date code) R = (revision level)
- 4) All soldering surfaces must be coplanar within 0.102 mm.

	A mm max	B mm ref	C mm max	D mm ref	E mm ref	F mm max	G mm ref	H mm ref	I mm ref	J mm ref	K mm	L mm	M mm ref	N mm max	O mm	P mm
VP1 and VPH1	12.9	9.2	13.0	0.7	5.9	6.2	1.5	0.1	0.25	11.5	1.5	2.25	9.7	14.2	2.0	0.5


# VP2 and VPH2



#### FRONT VIEW



#### RECOMMENDED PCB LAYOUT





#### **NOTES**

- 1) Tolerances A I are ± 0.25 mm unless specified otherwise.
- 2) Tolerances J P are +/- 0.1 mm unless specified otherwise.
- 3) Marking as shown
  - a) Dot for pin #1 identification
  - b) On top of unit: -- VPHx-xxx (product code, size, 4 digit part number per family table.)
  - c) On top of unit: Versa Pac Logo (optional)
  - d) On bottom of unit: wwllyy = (date code) R = (revision level)
- 4) All soldering surfaces must be coplanar within 0.102 mm.

	A mm max	B mm ref	C mm max	D mm ref	E mm ref	F mm max	G mm ref	H mm ref	I mm ref	J mm ref	K mm	L mm	M mm ref	N mm max	O mm	P mm
VP2 and VPH2	16.3	12.0	16.8	0.7	6.7	7.8	2.0	0.1	0.30	14.25	1.75	2.5	13.0	18.0	2.5	0.75







VERSA-PAC® Inductors and Transformers (Surface Mount)


## **Mechanical Diagrams**

VP3 and VPH3



(12 PLCS)







#### **NOTES**

- 1) Tolerances A I are ± 0.25 mm unless specified otherwise.
- 2) Tolerances J P are +/- 0.1 mm unless specified otherwise.
- 3) Marking as shown
  - a) Dot for pin #1 identification
  - b) On top of unit: -- VPHx-xxx (product code, size, 4 digit part number per family table.)
  - c) On top of unit: Versa Pac Logo (optional)
  - d) On bottom of unit: wwllyy = (date code) R = (revision level)
- 4) All soldering surfaces must be coplanar within 0.102 mm.

	Mm max	B mm ref	mm max	D mm ref	mm max	F mm ref	G mm ref	H mm ref	mm ref	J mm	K mm	mm ref	mm max	N mm	O mm
VP3 and VPH3		16.0	22.3	0.7	8.4	3.0	0.1	0.4	14.49	1.79	3.43		23.74	2.54	0.75

F (2 PLCS)




WHITE DOT


PIN #1


Н

(12 PLCS)



TOP VIEW







#### **NOTES**

- 1) Tolerances A I are ± 0.25 mm unless specified otherwise.
- 2) Tolerances J P are +/- 0.1 mm unless specified otherwise.
- 3) Marking as shown
  - a) Dot for pin #1 identification
  - b) On top of unit: -- VPHx-xxx (product code, size, 4 digit part number per family table.)
  - c) On top of unit: Versa Pac Logo (optional)
  - d) On bottom of unit: wwllyy = (date code) R = (revision level)
- 4) All soldering surfaces must be coplanar within 0.102 mm.


	Α	В	С	D	E	F	G	Н		J	K	L	M	N	0
	mm max	mm ref	mm max	mm ref	mm max	mm ref	mm ref	mm ref	mm ref	mm	mm	mm ref	mm max	mm	mm
VP4 and VPH4	18.0	18.0	24.6	0.7	10.0	3.3	0.1	0.4	14.25	1.75	3.43	19.14	26.0	2.5	0.75






## **Mechanical Diagrams**

VP5 and VPH5






- 1) Tolerances A I are ± 0.25 mm unless specified otherwise.
- 2) Tolerances J P are +/- 0.1 mm unless specified otherwise.
- 3) Marking as shown
  - a) Dot for pin #1 identification
  - b) On top of unit: -- VPHx-xxx (product code, size, 4 digit part number per family table.)
  - c) On top of unit: Versa Pac Logo (optional)
  - d) On bottom of unit: wwllyy = (date code) R = (revision level)
- 4) All soldering surfaces must be coplanar within 0.102 mm.

	Α	В	С	D	Е	F	G	Н	ı	J	K	L	M	N	0
	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm
	max	ref	max	ref	max	ref	ref	ref	ref			ref	max		
VP5 and VPH5	21.0	21.0	28.5	0.7	10.8	2.95	0.1	0.4	17.25	2.25	3.15	22.7	29.0	3.0	0.75

# Normalized Roll-Off Curve of High Inductance VERSA-PAC $^{\circ}$






# HOW TO USE MULTIPLE WINDINGS


Discrete inductors combine like resistors, when connected in series or parallel. For example, inductors in series add and inductors in parallel reduce in a way similar to Ohm's Law.


$$L_{Series} = L1 + L2 + L3...Ln$$
  
 $L_{Parallel} = 1/[1/L1 + 1/L2 + 1/L3....1/Ln]$ 

Windings on the same magnetic core behave differently. Two windings in series result in four times the inductance of a single winding. This is because the inductance varies proportionately to the square of the turns.

Paralleled **VERSA-PAC** windings result in no change to the net inductance because the total number of turns remains unchanged; only the effective wire size becomes larger. Two parallel windings result in approximately twice the current carrying capability of a single winding. The net inductance of a given **PCM** configuration is based on the number of windings in series squared multiplied by the inductance of a single winding (Lease). The current rating of a **PCM** configuration is derived by multiplying the maximum current rating of one winding (Iease) by the number of windings in parallel. Examples of simple two-winding devices are shown below:







$$L_{TOTAL} = L_{BASE} \times S^{2}$$
  $I_{MAX} = I_{BASE} \times P$   
= 10 µH x 1<sup>2</sup> = 1 Amp x 2  
= 10 µH = 2 Amps

#### Where:

 $L_{BASE}$  = Inductance of a single winding

P = Number of windings in parallel (use 1 with all windings in series)

S = Number of windings in series

 $I_{BASE}$  = Maximum current rating of one winding




VERSA-PAC® Inductors and Transformers (Surface Mount)

# HOW TO PIN-CONFIGURE VERSA-PAC®


Each **VERSA-PAC** can be configured in a variety of ways by simply connecting pins together on the Printed Circuit Board (PCB). As shown below, the connections on the PCB are equal to the pin configuration statement shown at the bottom of the schematic symbol. Connecting a number of windings in parallel will increase the current carrying capability, while connecting in series will multiply the inductance. Each **VERSA-PAC** part can be configured in at least 6 combinations for inductor use or configured in at least 15 turns ratios for transformer applications. Given 25 **VERSA-PAC** part numbers, this allows for at least 500 magnetic configurations. The **PCM** configurations can either be created by the designer or simply chosen from the existing **PCM** diagrams. The following inductor example shows 6 windings in series, which result in an inductance of 36 times the base inductance and 1 times the base current.

# INDUCTOR EXAMPLE FOR SIZES VP3, VP4 AND VP5



Each VERSA-PAC may be used in at least 15 transformer applications. More than 375 transformer combinations may be achieved using the available 25 VERSA-PAC parts.

# TRANSFORMER EXAMPLE FOR SIZES VP3, VP4 AND VP5



The PCM configurations may be selected from the examples on the following pages or created by the designer. Six PCM inductor and fifteen PCM transformer configurations and equivalent circuit schematics are shown. The printed circuit board layout in each example illustrates the connections to obtain the desired inductance or turns ratio. The examples may be used by the PCB designer to configure **VERSA-PAC** as desired.

To assist the designer, **VERSA-PAC** phasing, coupling and thermal issues have been considered in each of the PCM configurations illustrated. Additionally, the inductance and current ratings, as a function of the respective base values from the following Data Tables, are shown in each PCM example. Turns ratios are also given for each PCM Transformer shown.


It is important to carefully select the proper **VERSA-PAC** part in order to minimize the component size without exceeding the RMS current capability or saturating the core. The Data Tables indicate maximum ratings.






**VERSA-PAC® Performance Characteristics** 

# Bipolar (Push-Pull) Power vs Frequency



# Unipolar (Flyback) Power vs Frequency




These curves represent typical power handling capability. Indicated power levels may not be achievable with all configurations.

#### 3.3V Buck Converter


This circuit utilizes the gap of the VP5-0083 to handle the 12.5 Amp output current without saturating. In each of the five **VERSA-PAC** sizes, the gap is varied to achieve a selection of specific inductance and current values (see **VERSA-PAC** Data Table).

All six windings are connected in parallel to minimize AC/DC copper losses and to maximize heat dissipation. With **VERSA-PAC**, this circuit works well at or above 300 KHz. Also, the closed flux-path EFD geometry enables much lower radiation characteristics than open-path bobbin core style components.




#### 5V to 3.3V Buck Converter With 5V Output

This circuit minimizes both board space and cost by eliminating a second regulator. **VERSA-PAC**'s gap serves to prevent core saturation during the switch on-time and also stores energy for the +5V load which is delivered during the flyback interval. The +3.3V buck winding is configured by placing two windings in series while the +5V is generated by an additional flyback winding stacked on the 3.3V output. Extra windings are paralleled with primary windings to handle more current. The turns ratio of 2:1 adds 1.67V to the +3.3V during the flyback interval to achieve +5V.



#### LITHIUM-ION BATTERY TO 3.3V SEPIC CONVERTER

The voltage of a Lithium-Ion Battery varies above and below +3.3V depending on the degree of charge. The SEPIC configuration takes advantage of **VERSA-PAC**'s multiple tightly coupled windings. This results in lower ripple current which lowers noise and core losses substantially. The circuit does not require a snubber to control the voltage "spike" associated with switch turnoff, and is quite efficient due to lower RMS current in the windings.





PM-4301 1/04

### Visit us on the Web at www.cooperET.com

© Cooper Electronic Technologies 2004 3601 Quantum Boulevard Boynton Beach, Florida 33426-8638 Tel: +1-561-752-5000 Toll Free: +1-888-414-2645 Fax: +1-561-742-1178

This bulletin is intended to present product design solutions and technical information that will help the end user with design applications. Cooper Electronic Technologies reserves the right, without notice, to change design or construction of any products and to discontinue or limit distribution of any products. Cooper Electronic Technologies also reserves the right to change or update, without notice, any technical information contained in this bulletin. Once a product has been selected, it should be tested by the user in all possible applications.