

Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374

FEATURES

- 74ACT374 has TTL-compatible inputs
- 74AC374 has CMOS-compatible inputs
- 3-State outputs source/sink 24mA
- 3-State outputs drive bus lines or buffer memory address registers
- Buffered positive edge-triggered clock
- Meets or exceeds JEDEC standard for 74AC(T)XX family
- Superior ground bounce noise immunity

DESCRIPTION

The 74AC374/74ACT374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus-oriented applications. A clock (CP) and an output enable ($\overline{OE}$) input are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition.

When $\overline{OE}$ is LOW, the contents of the eight flip-flops is available at the outputs. When $\overline{OE}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops.

The '374' is functionally identical to the '574', but the '574' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL			UNIT
			AC		ACT	
			$V_{CC} = 3.3\text{V}$	$V_{CC} = 5.0\text{V}$	$V_{CC} = 5.0\text{V}$	
t_{PHL}/t_{PLH}	Propagation delay An to Bn; Bn to An	$C_L = 50\text{pF}$	6	4.1	5.1	ns
f_{max}	Maximum clock frequency	$C_L = 50\text{pF}$	120	180	160	MHz
C_I	Input capacitance		4.5			pF
C_{PD}	Power dissipation capacitance	$V_I = \text{GND to } V_{CC}^1$ outputs enabled ² outputs enabled ³ outputs disabled ² outputs disabled ³	26 91 15 44	29 93 19 36		pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. Switch the clock and one data input such that one flip-flop toggles
3. Switch the clock and all data inputs such that all flip-flops toggle


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic SO	-40°C to $+85^{\circ}\text{C}$	74AC374 D 74ACT374 D	74AC374 D 74ACT374 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to $+85^{\circ}\text{C}$	74AC374 DB 74ACT374 DB	74AC374 DB 74ACT374 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to $+85^{\circ}\text{C}$	74AC374 PW 74ACT374 PW	74AC374 PW DH 74ACT374 PW DH	SOT360-1


Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374

PIN CONFIGURATION




LOGIC SYMBOL



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	$\overline{OE}$	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	CP	Clock pulse input (active rising edge)
10	GND	Ground (0V)
20	V_{CC}	Positive supply voltage

LOGIC SYMBOL (IEEE/IEC)



Octal D-type flip-flop; positive edge-trigger (3-State)


74AC374
74ACT374

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL FLIP-FLOPS	OUTPUTS
	$\overline{OE}$	CP	D_n		Q_0 to Q_7
Load and read register	L	$\uparrow$	L	L	L
	L	$\uparrow$	h	H	H
Load register and disable outputs	H	$\uparrow$	L	L	Z
	H	$\uparrow$	h	H	Z

H = HIGH voltage level
h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition
L = LOW voltage level
l = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition
Z = High impedance OFF-state
 $\uparrow$ = LOW-to-HIGH clock transition

LOGIC DIAGRAM



Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage for 'AC	2.0	6.0	V
V_{CC}	DC supply voltage for 'ACT	4.5	5.5	V
V_I	DC input voltage range	0	V_{CC}	V
V_O	DC output voltage range	0	V_{CC}	V
T_{amb}	Operating free-air temperature range	-40	+85	°C
$\Delta V/\Delta t$	Minimum input edge rate — AC devices V_{IN} from 30% to 70% of V_{CC} V_{CC} @ 3.3V, 4.5V, 5.5V	125		mV/ns
	— ACT devices V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V	125		

ABSOLUTE MAXIMUM RATINGS¹

in accordance with the Absolute Maximum Rating System (IEC134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK}	DC input diode current	$V_I = -0.5V$	-20	mA
		$V_I = V_{CC} + 0.5V$	+20	
V_I	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
I_{OK}	DC output diode current	$V_O = -0.5V$	-20	mA
		$V_O = V_{CC} + 0.5V$	+20	
V_O	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current		± 50	mA
I_{CC}, I_{GND}	DC V_{CC} or GND current per output		± 50	mA
I_{CC}, I_{GND}	DC V_{CC} or GND current		± 200	mA
T_{stg}	Storage temperature range		-65 to 150	°C
P_{TOT}	Power dissipation per package — plastic mini-pack (SO) — plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K	500	mW
		above +60°C derate linearly with 5.5 mW/K	500	

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374**DC ELECTRICAL CHARACTERISTICS (74AC374)**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} (V)	LIMITS			UNIT
				Temp = -40°C to +85°C			
				MIN	TYP ¹	MAX	
V _{IH}	HIGH level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	3.0	2.1	1.5		V
			4.5	3.15	2.25		
			5.5	3.85	2.75		
V _{IL}	LOW level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	3.0		1.5	0.9	V
			4.5		2.25	1.35	
			5.5		2.75	1.65	
V _{OH}	HIGH level output voltage	I _{OUT} = –50 μA	3.0	2.9	2.99		V
			4.5	4.4	4.49		
			5.5	5.4	5.49		
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –12mA ¹	3.0	2.46			V
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –24mA ¹	4.5	3.76			
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –24mA ¹	5.5	4.76			
V _{OL}	LOW level output voltage	I _{OUT} = 50 μA	3.0		0.01	0.1	V
			4.5		0.01	0.1	
			5.5		0.01	0.1	
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 12mA ¹	3.0			0.44	V
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA ¹	4.5			0.44	
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA ¹	5.5			0.44	
I _{IN}	Input leakage current	V _{IN} = V _{CC} , GND	5.5			± 1.0	μA
I _{OZ}	3-State output OFF-state current	V _{IN} = V _{IL} , V _{IH} V _{OUT} = V _{CC} , GND	5.5			± 2.5	μA
I _{OLD}	Dynamic output current ²	V _{OLD} = 1.65V max	5.5	75			mA
I _{OHD}	Dynamic output current ²	V _{OHD} = 3.85V min	5.5			–75	mA
I _{CC}	Quiescent supply current	V _{IN} = V _{CC} or GND	5.5			40	μA

NOTES:

1. All outputs loaded
2. Maximum test duration 2.0 ms; one output loaded at a time

Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374**DC ELECTRICAL CHARACTERISTICS (74ACT374)**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} (V)	LIMITS			UNIT
				Temp = -40°C to +85°C			
				MIN	TYP ¹	MAX	
V _{IH}	HIGH level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	4.5	2.0	1.5		V
			5.5	2.0	1.5		
V _{IL}	LOW level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	4.5		1.5	0.8	V
			5.5		1.5	0.8	
V _{OH}	HIGH level output voltage	I _{OUT} = –50 μA	4.5	4.4	4.49		V
			5.5	5.4	5.49		
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –24mA ¹	4.5	3.76			V
			5.5	4.76			
V _{OL}	LOW level output voltage	I _{OUT} = 50 μA	4.5		0.01	0.1	V
			5.5		0.01	0.1	
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA ¹	4.5			0.44	V
			5.5			0.44	
I _{IN}	Input leakage current	V _{IN} = V _{CC} , GND	5.5			± 1.0	μA
I _{OZ}	3-State output OFF-state current	V _{IN} = V _{IL} , V _{IH} V _{OUT} = V _{CC} , GND	5.5			± 2.5	μA
ΔI _{CC}	Additional quiescent supply current per input pin	V _{IN} = V _{CC} – 2.1V Other inputs at V _{CC} or GND; I _{OUT} = 0	5.5			1.5	mA
I _{OLD}	Dynamic output current ²	V _{OLD} = 1.65V max	5.5	75			mA
I _{OHD}	Dynamic output current ²	V _{OHD} = 3.85V min	5.5			–75	mA
I _{CC}	Quiescent supply current	V _{IN} = V _{CC} or GND	5.5			40	μA

NOTES:

1. All outputs loaded
2. Maximum test duration 2.0ms, one output loaded at a time

Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374**AC CHARACTERISTICS FOR 74AC374**GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; .

SYMBOL	PARAMETER	V _{CC} ¹	LIMITS						UNIT	WAVEFORM
			T _{amb} = +25°C			T _{amb} = −40°C to +85°C				
			MIN	TYP	MAX	MIN	MAX			
t _{PLH}	Propagation delay CP to Q _n	3.3 5.0	2.0 1.5	6.0 4.1	12.0 9.0	1.5 1.0	14.0 10.0	ns	1	
t _{PHL}	Propagation delay CP to Q _n	3.3 5.0	2.0 1.5	6.0 4.1	12.0 9.0	1.5 1.0	14.0 10.0	ns	1	
t _{PZH}	3-State output enable time OE to Q _n	3.3 5.0	2.0 1.5	5.3 4.0	11.0 8.5	1.5 1.0	13.0 9.5	ns	3	
t _{PZL}	3-State output enable time OE to Q _n	3.3 5.0	2.0 1.5	6.0 4.3	11.0 8.5	1.5 1.0	13.0 9.5	ns	3	
t _{PHZ}	3-State output disable time OE to Q _n	3.3 5.0	2.0 1.5	5.0 3.3	10.5 8.0	1.5 1.0	12.0 9.0	ns	3	
t _{PLZ}	3-State output disable time OE to Q _n	3.3 5.0	2.0 1.5	4.6 3.2	10.5 8.0	1.5 1.0	12.0 9.0	ns	3	
t _w	CP pulse width HIGH or LOW	3.3 5.0	5.5 4.0	1.7 1.7		6.0 4.5		ns	1	
t _{su}	Set up time D _n to CP	3.3 5.0	5.5 4.0	0.2 0.2		6.0 4.5		ns	2	
t _h	Hold time D _n to CP	3.3 5.0	1.0 1.0	−0.1 −0.1		1.0 1.0		ns	2	
f _{max}	Maximum clock pulse frequency	3.3 5.0	70 110	120 180		60 100		MHz		

NOTE:

1. Voltage range 3.3V is $V_{CC} = 3.3V \pm 0.3V$
Voltage range 5.0V is $V_{CC} = 5.0V \pm 0.5V$

AC CHARACTERISTICS FOR 74ACT374GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; .

SYMBOL	PARAMETER	V _{CC} ¹	LIMITS					UNIT	WAVEFORM
			T _{amb} = +25°C			T _{amb} = −40°C to +85°C			
			MIN	TYP	MAX	MIN	MAX		
t _{PLH}	Propagation delay CP to Q _n	5.0	2.0	5.0	9.5	2.0	11.0	ns	1
t _{PHL}	Propagation delay CP to Q _n	5.0	2.0	5.2	9.5	1.5	11.0	ns	1
t _{PZH}	3-State output enable time OE to Q _n	5.0	2.0	4.9	9.5	1.5	10.5	ns	3
t _{PZL}	3-State output enable time OE to Q _n	5.0	1.5	5.3	9.5	1.5	10.5	ns	3
t _{PHZ}	3-State output disable time OE to Q _n	5.0	1.5	4.7	8.5	1.0	10.0	ns	3
t _{PLZ}	3-State output disable time OE to Q _n	5.0	1.5	4.4	8.5	1.0	10.0	ns	3
t _w	CP pulse width HIGH or LOW	5.0	5.0	2.8		5.5		ns	1
t _{su}	Set up time D _n to CP	5.0	5.0	0.2		5.5		ns	2
t _h	Hold time D _n to CP	5.0	1.0	−0.1		1.5		ns	2
f _{max}	Maximum clock pulse frequency	5.0	100	160		90		MHz	

NOTE:


1. These values are at $V_{CC} = 5.0V \pm 0.5V$

Octal D-type flip-flop; positive edge-trigger (3-State)


74AC374
74ACT374

AC WAVEFORMS



V_{OL} and V_{OH} are the typical output voltage drops that occur with the output load.



Waveform 1. Propagation delay, clock input to output, clock pulse width, and maximum clock frequency




Waveform 2. Data setup and hold times



Waveform 3. 3-State output enable and disable times.

TEST CIRCUIT



Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	Open

FAMILY	V _{IN} Input Requirements	V _m Input	V _m Output
AC	GND to V _{CC}	50% V _{CC}	50% V _{CC}
ACT	GND to 3.0V	1.5V	50% V _{CC}

DEFINITIONS

R_L = Load resistor; see AC characteristics for value.

C_L = Load capacitance, see AC characteristics


R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1




Octal D-type flip-flop; positive edge-trigger (3-State)

74AC374
74ACT374

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



Octal D-type flip-flop; positive edge-trigger (3-State)

74AC37474ACT374

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1

