

## Half-Bridge IPM for Low Voltage **Applications**




#### **Description**

The IRSM005-800MH is a general purpose half-bridge with integrated gate driver in an attractive 7x8mm PQFN package. It is a general purpose building block suitable for a variety of low voltage applications where power density is of critical importance. Typical examples would be advanced motor drives, dc-to-ac and dcto-dc converters.

#### **Features**

- Package with low thermal resistance and minimal parasitics
- Low on-resistance HEXFETs: 2.7 m $\Omega$  typ.
- Undervoltage lockout on logic supply
- Independent gate drive in phase with logic input
- Gate drive supply range from 10V to 20V
- Propagation delay matched to defined spec
- 3.3V, 5V and 15V logic input compatible
- RoHS compliant

#### **Internal Electrical Schematic**



#### **Ordering Information**

Orderable Part Number	Package Type	Form	Quantity
IRSM005800MH	PQFN 7x8mm	Tray	1300
IRSM005800MHTR	PQFN 7x8mm	Tape and Reel	2000



#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the module may occur. These are not tested at manufacturing. All voltage parameters are absolute voltages referenced to  $V_{\rm SS}$  unless otherwise stated in the table. The thermal resistance rating is measured under board mounted and still air conditions.

Symbol	Description	Min	Max	Unit
V <sub>DS</sub>	MOSFET Drain-to-Source Voltage		40	٧
Io	Maximum DC current per MOSFET @ T <sub>C</sub> =25°C (Note1)		80	Α
P <sub>d</sub>	Maximum Power dissipation per MOSFET @ T <sub>C</sub> =100°C		13	W
T <sub>J</sub> (MOSFET & IC)	Maximum Operating Junction Temperature		150	°C
T <sub>S</sub>	Storage Temperature Range	-40	150	°C
$V_{GS}$	Gate to Source voltage	+/- 20		
V <sub>B</sub>	High side floating absolute supply voltage	-0.3	225	
V <sub>S</sub>	High side floating supply offset voltage	V <sub>B</sub> - 20	$V_B + 0.3$	
V <sub>CC</sub>	Low Side fixed supply voltage	-0.3	25	٧
V <sub>LO</sub>	Low side output voltage	-0.3	V <sub>CC</sub> +0.3V	
V <sub>HO</sub>	High side output voltage	-0.3	V <sub>CC</sub> +0.3V	
V <sub>IN</sub>	Logic input voltage LIN, HIN	-0.3	V <sub>CC</sub> +0.3V	

Note1: Calculated based on maximum junction temperature. Bond wires current limit is 49A

#### **Inverter Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ )=15V, TJ=25°C, unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	40			V	H <sub>IN</sub> =L <sub>IN</sub> =0V, I <sub>D</sub> =250μA
V <sub>GS(TH)</sub>	Gate Threshold Voltage	2		4	V	I <sub>D</sub> =100μA
D	Drain-to-Source Voltage		2.7	5.0	mΩ	I <sub>D</sub> =10A, T <sub>J</sub> =25°C
R <sub>DS(ON)</sub>	Dialii-lo-Source voltage		4.2		11122	I <sub>D</sub> =10A, T <sub>J</sub> =150°C
				20	_	H <sub>IN</sub> =L <sub>IN</sub> =0V, V <sup>+</sup> =40V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			150	μA	H <sub>IN</sub> =L <sub>IN</sub> =0V, V <sup>+</sup> =40V, T <sub>J</sub> =125°C
I <sub>GSS</sub>	Gate to Source Forward Leakage			100	nA	V <sub>GS</sub> =20V
IGSS	Gate to Source Reverse Leakage			-100	IIA	V <sub>GS</sub> =-20V
$R_G$	Internal Gate Resistance		1.5		Ω	
$V_{SD}$	Mosfet Diode Forward Voltage Drop		0.8	0.9	V	I <sub>F</sub> =10A
VSD	Mosiet Diode Polward Voltage Drop		0.55		ď	I <sub>F</sub> =10A, T <sub>J</sub> =150°C
RBSOA	Reverse Bias Safe Operating Area	FULL	FULL SQUARE, limited by T <sub>Jmax</sub>		V <sup>+</sup> = 40V, V <sub>CC</sub> =+15V to 0V	
I <sub>o</sub> @ T <sub>A</sub> =60°C	RMS Phase Current, sinusoidal modulation, 5kHz		13.5		A <sub>RMS</sub>	V+=32V, TJ=125°C, MI=1, PF=0.8, typical board
I <sub>o</sub> @ T <sub>A</sub> =60°C	RMS Phase Current, sinusoidal modulation, 20kHz		6		A <sub>RMS</sub>	mount. See Figure 2.
EAS	Single Pulse Avalanche Energy	9.2			mJ	



# Inverter Dynamic Electrical Characteristics $V_{BIAS}$ ( $V_{CC}$ , $V_{BS}$ )=15V, TJ=25°C, unless otherwise specified.

gfs	Forward Transconductance	159			S	I <sub>D</sub> =50A V <sub>DS</sub> = 10V	
$Q_G$	Total Gate Charge		65	98		I <sub>D</sub> =50A	
Q <sub>GS</sub>	Gate to Source Charge		16		nC	V <sub>DS</sub> = 20V V <sub>GS</sub> =10V	
$Q_{GD}$	Gate to Drain Charge		23				
Q <sub>SYNC</sub>	Total Gate Charge Sync. (Q <sub>G</sub> - Q <sub>GD</sub> )		42			I <sub>D</sub> =50A,V <sub>DS</sub> = 0V,V <sub>GS</sub> = 10V	
$T_{DON}$	Mosfet Turn On Delay Time		11				
$T_{R}$	Mosfet Rise Time		37		no	$\begin{split} I_D = & 30A \\ V_{DD} = & 20V \\ V_{GS} = & 10V \\ R_G = & 2.7\Omega \end{split}$	
T <sub>DOFF</sub>	Mosfet Turn Off Delay Time		33		ns		
T <sub>F</sub>	Mosfet Fall Time		26				
C <sub>ISS</sub>	Input Capacitance		3174			F= 1.0MHz	
Coss	Output Capacitance		479		pF	V <sub>DS</sub> = 25V	
C <sub>RSS</sub>	Reverse Transfer Capacitance		332			V <sub>GS</sub> =0V	
T <sub>RR</sub>	Reverse Recovery Time		16		ns	I <sub>F</sub> =50A	
Q <sub>RR</sub>	Reverse Recovery Charge		5		nC	V <sub>R</sub> =34V dl/dt= 100A/us	
I <sub>RRM</sub>	Reverse Recovery Current		0.5		Α		

## **Recommended Operating Conditions Driver Function**

For proper operation the device should be used within the recommended conditions. All voltages are absolute referenced to COM. The VS offset is tested with all supplies biased at 15V differential.

Symbol	Definition	Min	Тур	Max	Units
V <sub>B</sub>	High side floating supply voltage	V <sub>S</sub> +10	V <sub>S</sub> +15	V <sub>S</sub> +20	V
Vs	High side floating supply offset voltage	Note 1		40	V
V <sub>CC</sub>	Low side and logic fixed supply voltage	10	15	20	V
V <sub>IN</sub>	Logic input voltage LIN, HIN			V <sub>CC</sub>	V
HIN	High side PWM pulse width	1			μs
Deadtime	Suggested dead time between HIN and LIN	0.3	0.5		μs



#### **Static Electrical Characteristics Driver Function**

 $V_{BIAS}$  (V<sub>CC</sub>, V<sub>BS</sub>)=15V, T<sub>J</sub>=25°C, unless otherwise specified. The V<sub>IN</sub>, and I<sub>IN</sub> parameters are referenced to COM

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
$V_{IH}$	Positive going input threshold for LIN, HIN	2.5				V <sub>CC</sub> =10 to
$V_{IL}$	Negative going input threshold for LIN, HIN			0.8		20V
$V_{OH}$	High Level Output Voltage		0.05	0.2		I <sub>O</sub> =2mA
$V_{OL}$	Low Level Output Voltage		0.02	0.1	V	
V <sub>CCUV+</sub> V <sub>BSUV+</sub>	V <sub>CC</sub> /V <sub>BS</sub> supply undervoltage, Positive going threshold	8.0	8.9	9.8	ľ	
$V_{\text{CCUV-}}$ $V_{\text{BSUV-}}$	V <sub>CC</sub> /V <sub>BS</sub> supply undervoltage, Negative going threshold	7.4	8.2	9.0		
$V_{\text{CCUVH}}$	V <sub>CC</sub> /V <sub>BS</sub> supply undervoltage lock-out hysteresis		0.8			
$I_{LK}$	Offset Supply Leakage Current			50		V <sub>B</sub> =V <sub>S</sub> =200V
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current		45	75		V <sub>IN</sub> =0V or 5V
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current		250	500	μA	
I <sub>IN+</sub>	Input bias current V <sub>IN</sub> =5V for LIN, HIN		4	10		V <sub>IN</sub> = 5V
I <sub>IN-</sub>	Input bias current V <sub>IN</sub> =0V for LIN, HIN		0.5	1		V <sub>IN</sub> =0V
I <sub>O+</sub>	IC high output short circuit current	200	290		- mA	V <sub>O</sub> = 0V,
I <sub>O</sub> -	IC low output short circuit current	420	600		IIIA	V <sub>IN</sub> = 5V, PW <10us

## **Dynamic Electrical Characteristics Driver Function**

 $V_{\text{BIAS}}$  ( $V_{\text{CC}}$ ,  $V_{\text{BS}}$ )=15V, TJ=25°C unless otherwise specified,  $C_{\text{L}}$  = 1000 pF, Driver only timing.

Symbol	Description	Min	Тур	Max	Units	Conditions
T <sub>R</sub>	IC Turn on Rise Time		50	150		
T <sub>F</sub>	IC Turn off Fall Time		35	90		
T <sub>ON</sub>	IC Input to Output propagation turn- on delay time		160	220	ns	
T <sub>OFF</sub>	IC Input to Output propagation turn- off delay time		150	220		
MT	IC Delay matching, HS and LS turn- on/off			50		



#### **Thermal and Mechanical Characteristics**

Symbol	Description	Min	Тур	Max	Units	Conditions
R <sub>th(J-B)</sub>	Thermal resistance, junction to mounting pad, each MOSFET	1	3.8	1	°C/W	Standard reflow-solder process
R <sub>th(J-A)</sub>	Thermal resistance, junction to ambient, each MOSFET	1	40	1	°C/W	Mounted on 50mm <sup>2</sup> of four-layer FR4 with 28 vias

## **Input-Output Logic Level Table**

HIN	LIN	U,V,W
HI	HI	Shoot-through
LO	LO	**
HI	LO	V+
LO	HI	0

<sup>\*</sup> V+ if motor current is flowing into VS, 0 if current is flowing out of VS into the motor winding




Fig. 1 Typical On Resistance vs Gate Voltage




Fig. 3 Typical Transfer Characteristic




Fig. 5 Typical Output Characteristic @ 25C




Fig.2 Normalized On Resistance vs Temperature




Fig.4 Typical Output Characteristic @ 150C




Fig. 6 Typical Capacitance vs Drain to Source Voltage




Fig. 7 Typical Gate Charge vs Gate Voltage




Fig. 9 Typical Breakdown Voltage vs Temperature




Fig. 11 Typical Recovery Current vs dl/dt




Fig.8 Typical Diode Forward Voltage Drop




Fig.10 Threshold Voltage vs Temperature





Fig. 12 Typical Recovery Charge vs Temperature



**Module Pin-Out Description** 

Pin	Name	Description	
3, 6, 8	COM	Negative of Gate Drive Supply Voltage	
2	Vcc	15V Gate Drive Supply	
4	HIN	Logic Input for High Side (Active High)	
5	LIN	Logic Input for Low Side (Active High)	
7	LO	Low Side FET Gate	
9	G2	Low Side Gate Drive Output	
10, 16, 17	Vs	Phase Output	
11 – 15	V-	Low Side Source Connection	
18 – 23	V+	DC Bus	
24	G1	High Side Gate Drive Output	
25	НО	High Side FET Gate	
26 – 27	Vs	Negative of Bootstrap Supply	
1	$V_{B}$	Positive of Bootstrap Supply	



Exposed pad (Pin 28) has to be connected to COM for better electrical performance






Figure 13: Typical Application Connection

- 1. Bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- 2. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on IR Design tip DT04-4 or application note AN-1044.




Figure 14: Typical Output Current (RMS of fundamental) vs. Modulation Frequency Sinusoidal Modulation,  $V^+=32V$ ,  $T_J=125^{\circ}C$ ,  $T_A=60^{\circ}C$ , MI=1, PF=0.8, mounted on 50 mm<sup>2</sup> of FR4




#### Qualification

Qualification Level		Industrial <sup>††</sup> (per JEDEC JESD 47E)
Moisture Sensitivity Level		MSL3 <sup>†††</sup> (per IPC/JEDEC J-STD-020C)
ESD	Machine Model	Class B (±200V) (per JEDEC standard JESD22-A115A)
Human Body Model		Class 1C (±1000V) (per EIA/JEDEC standard EIA/JES-001A-2011)
RoHS Compliant		Yes

- † Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



## Package Outline (Top & Side view)




SYMBOL	DIMENSIONS IN				
2	MII	LIMETE	R		
(n	MIN.	NOM.	MAX.		
Α	0.800	0.900	1.000		
Α1	0.000	-	0.050		
А3	0.2	203 REF			
b	0.250	0.300	0.350		
b1	0.350	0.400	0.450		
D	6.900	7.000	7.100		
Е	7.900	8.000	8.100		
D2	2.323	2.373	2.423		
E2	1.748	1.798	1.848		
D3	2.290	2.340	2.390		
E3	4.144	4.194	4.244		
D4	2.698	2.748	2.798		
E4	4.267	4.317	4.367		
е	0.8	300 BS	C		
e1	0.750 BSC				
e2	1.281 BSC				
еЗ	2.918 BSC				
e4	1.200 BSC				
L	0.500	0.550	0.600		
L1	0.253	0.303	0.353		



## Package Outline (Bottom View, 1 of 2)

#### PACKAGE BOTTOM VIEW




ő	DIMENSIONS		
VM BO	IN MILLIMETER		
Ń	MIN.	NOM.	MAX.
Α	0.800	0.900	1.000
A1	0.000	_	0.050
А3	0.203 REF.		
b	0.250	0.300	0.350
b1	0.350	0.400	0.450
D	6.900	7.000	7.100
Е	7.900	8.000	8.100
D2	2.323	2.373	2.423
E2	1.748	1.798	1.848
D3	2.290	2.340	2.390
E3	4.144	4.194	4.244
D4	2.698	2.748	2.798
E4	4.267	4.317	4.367
е	0.800 BSC		
e1	0.750 BSC		
e2	1.281 BSC		
еЗ	2.918 BSC		
e4	1.200 BSC		
L	0.500	0.550	0.600
L1	0.253	0.303	0.353

- 1. For mounting instruction see AN-1178.
- 2. For recommended PCB via design see AN-1091.
- 3. For recommended design, solder profile, integration and rework guidelines see AN-1028.
- 4. For board inspection guidelines see AN-1133.





## **Tape and Reel Details**







Data and Specifications are subject to change without notice IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information