











**TPS737** 

SBVS067Q - JANUARY 2006-REVISED MAY 2015

## **TPS737xx 1-A Low-Dropout Regulator With Reverse Current Protection**

#### **Features**

- Stable With 1-µF or Larger Ceramic Output
- Input Voltage Range: 2.2 V to 5.5 V
- Ultralow Dropout Voltage: 130 mV Typical at 1 A
- Excellent Load Transient Response—Even With Only 1-µF Output Capacitor
- NMOS Topology Delivers Low Reverse Leakage Current
- 1% Initial Accuracy
- 3% Overall Accuracy Over Line, Load, and **Temperature**
- Less Than 20 nA Typical I<sub>O</sub> in Shutdown Mode
- Thermal Shutdown and Current Limit for Fault Protection
- Available in Multiple Output Voltage Versions
  - Adjustable Output: 1.20 V to 5.5 V
  - Custom Outputs Available Using Factory Package-Level Programming

## 2 Applications

- Point-of-Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors
- Post-Regulation for Switching Supplies
- Portable and Battery-Powered Equipment

#### 3 Description

The TPS737xx family of linear low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is relatively insensitive to output capacitor value and ESR, allowing a wide variety of load configurations. Load transient response is excellent, even with a small 1-µF ceramic output capacitor. The NMOS topology also allows very low dropout.

The TPS737xx family uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is less than 20 nA and ideal for portable applications. These devices are protected by thermal shutdown and foldback current limit.


For applications that require higher output voltage accuracy, consider TI's TPS7A37xx family of 1% overall accuracy, 1-A low-dropout voltage regulators.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	VSON (8)	3.00 mm × 3.00 mm		
TPS737xx	SOT-223 (6)	6.50 mm × 3.50 mm		
	WSON (6)	2.00 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application Circuit**





## **Table of Contents**

16 18 18
18
40
19
19
19
19
20
20
22
<u>22</u>
22
<u>22</u>
22
22
23
20
23

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision P (July 2013) to Revision Q	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed "free-air temperature" to "junction temperature" in Absolute Maximum Ratings condition statement	5
•	Changed "free-air temperature" to "junction temperature" in <i>Recommended Operating Conditions</i> condition statement	5
•	Changed Internal Reference parameter (V <sub>FB</sub> ) typical values from 1.2 V to 1.204 V	<del>7</del>
Cr	nanges from Revision O (June 2012) to Revision P	Page
•	Added last paragraph to Description section	1
Ch	nanges from Revision N (June 2011) to Revision O	Page
•	Changed Thermal Information table data and footnote 2b	6
•	Changed V <sub>FB</sub> Internal reference parameter in Electrical Characteristics table	<b>7</b>
<u>•</u>	Changed title of Figure 6	8
Cr	nanges from Revision M (October, 2010) to Revision N	Page
•	Added footnote (3) to Thermal Information table	7
•	Added footnote to Figure 39	21

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated








Ch	Page	
•	Corrected typo in Figure 39	2°



## 5 Pin Configuration and Functions







<sup>(1)</sup>Power dissipation may limit operating range. Check *Thermal Information* table.

#### **Pin Functions**

	PIN				DESCRIPTION		
NAME	SOT-223	WSON	VSON	I/O	DESCRIPTION		
IN	1	8	6	I	Unregulated input supply		
GND	3, 6	4, Pad	3, Pad	_	Ground		
EN	5	5	4	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Enable Pin and Shutdown</i> section under <i>Application Information</i> for more details. EN must not be left floating and can be connected to IN if not used.		
NR	4	3	2	_	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.		
FB	4	3	2	I	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.		
OUT	2	1	1	0	Regulator output. A 1.0-µF or larger capacitor of any type is required for stability.		
NC	_	2, 6, 7	5	_	Not connected		



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT	
	V <sub>IN</sub>		-0.3	6		
Voltage  VEN  VOUT  VNR, VFB  Peak output current  Output short-circuit duration  Continuous total power dissipation  Temperature  VEN  VOUT  VNR, VFB  POUT  POUT  JUNCTION FROM POUS  JU	V <sub>EN</sub>	V <sub>EN</sub>		6		
	V <sub>OUT</sub>		-0.3	5.5	V	
	$V_{NR}, V_{FB}$		-0.3	6		
Peak output current	I <sub>OUT</sub>		Internall	Internally limited		
Output short-circuit duration			Inde	Indefinite		
Continuous total power dissipation	P <sub>DISS</sub>		See <i>Therma</i>	I Information		
Continuous total power dissipation	Junction range, T <sub>J</sub>		<b>-</b> 55	150	°C	
	Storage range, T <sub>stg</sub>		-65	150		

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
M	Flootroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	- V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{IN}$	Input supply voltage range	2.2	5.5	V
I <sub>OUT</sub>	Output current	0	1	Α
$T_J$	Operating junction temperature	-40	125	°C

Copyright © 2006–2015, Texas Instruments Incorporated

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

			TPS737xx <sup>(2)</sup>		
	THERMAL METRIC <sup>(1)</sup>	DRB [VSON]	DCQ [SOT-223]	DRV [WSON] <sup>(3)</sup>	UNIT
		8 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (4)	49.5	53.1	67.2	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (5)	58.9	35.2	87.6	
$R_{\theta JB}$	Junction-to-board thermal resistance (6)	25.1	7.8	36.8	°C/W
ΨЈТ	Junction-to-top characterization parameter (7)	1.7	2.9	1.8	*C/VV
ΨЈВ	Junction-to-board characterization parameter (8)	25.2	7.7	37.2	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance (9)	8.6	N/A	7.7	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2 x 2 thermal via array.
    - ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3 x 2 thermal via array.
    - iii. DRV: The exposed pad is connected to the PCB ground layer through a 2 x 2 thermal via array. Due to size limitation of thermal pad, 0.8-mm pitch array is used which is off the JEDEC standard.
  - (b) The top copper layer has a detailed copper trace pattern. The bottom copper layer is assumed to have a 20% thermal conductivity of copper, representing a 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3-inch × 3-inch copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* and *Estimating Junction Temperature* sections of this data sheet.
- (3) Power dissipation may limit operating range.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



#### 6.5 Electrical Characteristics

Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to 125°C), V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1 V<sup>(1)</sup>, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 2.2 V, and C<sub>OUT</sub> = 2.2  $\mu$ F, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IN</sub>	Input voltage ra	nge <sup>(1)(2)</sup>		2.2		5.5	V		
VIN  VFB  VOUT  AVOUT(AVIN)  AVOUT(AIOUT)  VDO  ZOUT(DO)  ICL  IOS  IREV  IGND  ISHDN  IFB  PSRR  Vn  tSTR	Internal reference (DCQ package)	ce	T <sub>J</sub> = 25°C	1.198	8 1.204 1.21		V		
V-FB	Internal reference (DRB and DRV		T <sub>J</sub> = 25°C	1.192	1.204	1.216	V		
	Output voltage (TPS73701) (3)	range		$V_{FB}$		5.5 1.21	V		
		$ \begin{array}{c} \text{tt voltage range}^{(1)(2)} & 2.2 & 5.5 \\ \text{mal reference} \\ \text{Q package} & T_J = 25^{\circ}\text{C} & 1.198 & 1.204 & 1.2 \\ \text{mal reference} \\ \text{B and DRV packages} & T_J = 25^{\circ}\text{C} & 1.192 & 1.204 & 1.21 \\ \text{mal reference} \\ \text{B and DRV packages} & T_J = 25^{\circ}\text{C} & 1.192 & 1.204 & 1.21 \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put voltage range} & V_{FB} & 5.5 - V_{DV} \\ \text{put range} & V_{DV} & V_{DV} & V_{DV} & V_{DV} & S.5 \cdot V_{DV} \\ \text{put voltage} & V_{DV} & V_{DV} & V_{DV} & S.5 \cdot V_{DV} \\ \text{put dispedance in dropout} & V_{DV} & V_{DV} & V_{DV} & V_{DV} & S.5 \cdot V_{DV} \\ \text{put current limit} & V_{OUT} & 0.9 \times V_{OUT} & V_{DV} \\ \text{put current limit} & V_{OUT} & 0.9 \times V_{OUT} & V_{DV} \\ \text{put current limit} & V_{OUT} & 0.9 \times V_{OUT} & 0.1 \\ \text{put put put package current} & V_{DV} & V_{DV} & S.5 \cdot V_{DV} \\ \text{put current limit} & V_{DV} & 0.5 \cdot V_{DV} & V_{DV} & V_{DV} \\ \text{put current limit} & V_{OUT} & 0.9 \times V_{OUT} & 0.1 \\ \text{put current limit} & V_{OUT} & 0.1 & 0.1 \\ \text{put current} & V_{OUT} & 0.1 & 0.1 \\ \text{put current} & V_{OUT} & 0.1 & 0.1 \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} \\ \text{put current} & V_{DV} & S.5 \cdot V_{DV} & S.5 \cdot V$	1						
	Accuracy <sup>(1),(4)</sup>		V, 10 mA < I <sub>OUT</sub> < 800 mA, -40°C < T <sub>J</sub> < 85°C,	-2	-2 2		V		
				-3	±0.5%	3			
$\Delta V_{OUT(\Delta VIN)}$	Line regulation (	1)	$V_{OUT(nom)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		0.01		%/V		
A) /			1 mA ≤ I <sub>OUT</sub> ≤ 1 A		0.002		%/mA		
$\Delta V_{OUT}(\Delta IOUT)$	Load regulation		10 mA ≤ I <sub>OUT</sub> ≤ 1 A		0.0005		%/mA		
V <sub>DO</sub>	Dropout voltage (V <sub>IN</sub> = V <sub>OUT(nom)</sub>		I <sub>OUT</sub> = 1 A		130	500	mV		
Z <sub>OUT(DO)</sub>	Output impedar	ce in dropout	$2.2 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω		
I <sub>CL</sub>	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	1.05	1.6	2.2	Α		
Ios	Short-circuit current		V <sub>OUT</sub> = 0 V		450		mA		
I <sub>REV</sub>	Reverse leakag	e current <sup>(6)</sup> (-I <sub>IN</sub> )	$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1		μΑ		
	CND nin numan		I <sub>OUT</sub> = 10 mA		400				
IGND	GND pin curren	τ	I <sub>OUT</sub> = 1 A		1300		μΑ		
I <sub>SHDN</sub>	Shutdown curre	nt [I <sub>GND</sub> ]	$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5$		20		nA		
I <sub>FB</sub>	FB pin current (	TPS73701)			0.1	0.6	μΑ		
DCDD	Power-supply re	ejection ratio	f = 100 Hz, I <sub>OUT</sub> = 1 A		58		dB		
FORK	(ripple rejection	)	f = 10 kHz, I <sub>OUT</sub> = 1 A		37		uБ		
V <sub>n</sub>			C <sub>OUT</sub> = 10 μF	2	27 × V <sub>OUT</sub>		$\mu V_{\text{RMS}}$		
t <sub>STR</sub>	Start-up time		$V_{OUT} = 3 \text{ V}, \text{ R}_{L} = 30 \Omega, \text{ C}_{OUT} = 1$ $\mu\text{F}$		600		μs		
V <sub>EN(HI)</sub>	EN pin high (en	abled)		1.7	-	V <sub>IN</sub>	V		
V <sub>EN(LO)</sub>	EN pin low (shu	tdown)		0	-	0.5	V		
I <sub>EN(HI)</sub>	EN pin current (	(enabled)	V <sub>EN</sub> = 5.5 V		20		nA		
<b>-</b>	The man of the second		Shutdown, temperature increasing		160		00		
T <sub>sd</sub>	i nermai shutdo	wn temperature	Reset, temperature decreasing		140		°C		
TJ	Operating juncti	on temperature		-40		125	°C		

 <sup>(1)</sup> Minimum V<sub>IN</sub> = V<sub>OUT</sub> + V<sub>DO</sub> or 2.2 V, whichever is greater.
 (2) For V<sub>OUT(nom)</sub> < 1.6 V, when V<sub>IN</sub> ≤ 1.6V, the output locks to V<sub>IN</sub> and may result in an over-voltage condition on the output. To avoid this situation, disable the device before powering down V<sub>IN</sub>.

TPS73701 is tested at  $V_{OUT} = 1.2 \text{ V}$ .


Tolerance of external resistors not included in this specification.

 $V_{DO}$  is not measured for fixed output versions with  $V_{OUT(nom)}$  < 2.3 V because minimum  $V_{IN}$  = 2.2 V. Fixed-voltage versions only; refer to the *Application Information* section for more information.



## 6.6 Typical Characteristics

For all voltage versions at  $T_J = 25$ °C,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 10$  mA,  $V_{EN} = 2.2$  V, and  $C_{OUT} = 2.2$   $\mu$ F, unless otherwise noted.





## **Typical Characteristics (continued)**

For all voltage versions at  $T_J = 25$ °C,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 10$  mA,  $V_{EN} = 2.2$  V, and  $C_{OUT} = 2.2$   $\mu$ F, unless otherwise noted.





Figure 11. Current Limit vs  $V_{\text{IN}}$ 

Figure 12. Current Limit vs Temperature

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

For all voltage versions at  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 10$  mA,  $V_{EN} = 2.2$  V, and  $C_{OUT} = 2.2$   $\mu$ F, unless otherwise noted.







Figure 13. PSRR (Ripple Rejection) vs Frequency

Figure 14. PSRR (Ripple Rejection) vs (V<sub>IN</sub> – V<sub>OUT</sub>)






Figure 15. Noise Spectral Density

Figure 16. TPS73701 RMS Noise Voltage vs CFB




Figure 17. RMS Noise Voltage vs Cout




Figure 18. RMS Noise Voltage vs C<sub>NR</sub>


Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

For all voltage versions at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 2.2 V, and  $C_{OUT}$  = 2.2  $\mu F$ , unless otherwise noted.




Copyright © 2006–2015, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

For all voltage versions at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 2.2 V, and  $C_{OUT}$  = 2.2  $\mu F$ , unless otherwise noted.





#### 7 Detailed Description

#### 7.1 Overview

The TPS737xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultralow dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features combined with an enable input make the TPS737xx ideal for portable applications. This regulator family offers a wide selection of fixed-output voltage versions and an adjustable-output version. All versions have thermal and overcurrent protection, including foldback current-limit.

## 7.2 Functional Block Diagrams




Figure 29. Fixed-Voltage Version

## **Functional Block Diagrams (continued)**




Figure 30. Adjustable-Voltage Version

#### 7.3 Feature Description

#### 7.3.1 Output Noise

A precision bandgap reference is used to generate the internal reference voltage,  $V_{ref}$ . This reference is the dominant noise source within the TPS737xx and it generates approximately 32  $\mu V_{RMS}$  (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}} \tag{1}$$

Because the value of V<sub>R</sub> is 1.2 V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(2)

for the case of no C<sub>NR</sub>.

An internal 27-k $\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR}$  = 10 nF, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of approximately 3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(3)

for  $C_{NR} = 10 \text{ nF}$ .

This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.



#### **Feature Description (continued)**

The TPS73701 adjustable version does not have the NR pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the feedback pin (FB) reduces output noise and improve load transient performance. This capacitor should be limited to 0.1  $\mu$ F.

The TPS737xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{OUT}$ . The charge pump generates approximately 250  $\mu V$  of switching noise at approximately 4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{OUT}$  and  $C_{OUT}$ .

#### 7.3.2 Internal Current Limit

The TPS737xx internal current limit helps protect the regulator during fault conditions. Foldback current-limit helps to protect the regulator from damage during output short-circuit conditions by reducing current-limit when V<sub>OUT</sub> drops below 0.5 V. See Figure 10 in the *Typical Characteristics* section.

Note from Figure 10 that approximately -0.2 V of  $V_{OUT}$  results in a current-limit of 0 mA. Therefore, if OUT is forced below -0.2 V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS737xx should be enabled first.

#### 7.3.3 Enable Pin and Shutdown

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels.  $V_{EN}$  below 0.5 V (maximum) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OUT}$  (see Figure 21).

When shutdown capability is not required, EN can be connected to  $V_{IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power up. In addition, for  $V_{IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

#### 7.3.4 Reverse Current

The NMOS pass element of the TPS737xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If the EN pin is not driven low, the pass element may be left on because of stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Reverse current is specified as the current flowing out of the IN pin because of voltage applied on the OUT pin. There is additional current flowing into the OUT pin as a result of the  $80-k\Omega$  internal resistor divider to ground (see Figure 29 and Figure 30).

For the TPS73701, reverse current may flow when  $V_{FB}$  is more than 1.0 V above  $V_{IN}$ .

#### 7.4 Device Functional Modes

Driving the EN pin over 1.7 V turns on the regulator. Driving the EN pin below 0.5 V causes the regulator to enter shutdown mode. In shutdown, the current consumption of the device is reduced to 20 nA, typically.

Product Folder Links: TPS737

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS737xx family of LDO regulators use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS737xx ideal for portable applications. This regulator family offers a wide selection of fixed-output voltage versions and an adjustable-output version. All versions have thermal and overcurrent protection, including foldback current-limit.

#### 8.2 Typical Applications

Figure 31 shows the basic circuit connections for the fixed-voltage models. Figure 32 gives the connections for the adjustable output version (TPS73701).




Figure 31. Typical Application Circuit for Fixed-Voltage Versions




Figure 32. Typical Application Circuit for Adjustable-Voltage Version

#### 8.2.1 Design Requirements

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 30.

For best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately equal to 19 k $\Omega$ . This 19 k $\Omega$ , in addition to the internal 8-k $\Omega$  resistor, presents the same impedance to the error amp as the 27-k $\Omega$  bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.

#### 8.2.2 Detailed Design Procedure

Provide an input supply with adequate headroom to account for dropout and output current to compensate for the GND terminal current and to power the load. Further, select adequate input and output capacitors as discussed in *Input and Output Capacitor Requirements*.

Product Folder Links: TPS737



#### **Typical Applications (continued)**

#### 8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability if input impedance is very low, it is good analog design practice to connect a 0.1-µF to 1-µF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS737xx requires a 1- $\mu$ F output capacitor for stability. It is designed to be stable for all available types and values of capacitors. In applications where multiple low-ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below 50 nF. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance meets this requirement.

#### 8.2.2.2 Dropout Voltage

The TPS737xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DS(on)}$  of the NMOS pass element.

For large step changes in load current, the TPS737xx requires a larger voltage drop from  $V_{IN}$  to  $V_{OUT}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the DC dropout. Values of  $(V_{IN} - V_{OUT})$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{IN}$ -to- $V_{OUT}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with ( $V_{IN} - V_{OUT}$ ) close to DC dropout levels], the TPS737xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

#### 8.2.2.3 Transient Response

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without a 1- $\mu$ F output capacitor. As with any regulator, the addition of additional capacitance from the OUT pin to ground reduces undershoot magnitude but increases its duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the OUT pin to the FB pin will also improve the transient response.

The TPS737xx does not have active pulldown when the output is over-voltage. This architecture allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This architecture also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{\text{OUT}}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
(4)


(Adjustable voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
(5)

## TEXAS INSTRUMENTS

## **Typical Applications (continued)**

#### 8.2.3 Application Curves



#### 8.3 Do's and Don'ts

Place at least one 1-µF ceramic capacitor as close as possible to the OUT terminal of the regulator.

Do not place the output capacitor more than 10-mm away from the regulator.

Connect a 1-µF low equivalent series resistance (ESR) capacitor across the IN terminal and GND input of the regulator for improved transient performance.

Do not exceed the absolute maximum ratings.

## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.2 V and 5.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.



#### 10 Layout

#### 10.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the printed-circuit-board (PCB) with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### 10.2 Layout Example




Figure 36. Layout Example

#### 10.3 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 6:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)


Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On both SON (DRB) and SON (DRV) packages, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 7:

$$R_{\theta JA} = \frac{\left(+125^{\circ}C - T_{A}\right)}{P_{D}} \tag{7}$$

## Power Dissipation (continued)

Knowing the maximum R<sub>0JA</sub>, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 37.



Note:  $\theta_{1A}$  value at board size of 9 in<sup>2</sup> (that is, 3 in × 3 in) is a JEDEC standard.

Figure 37.  $\Theta_{JA}$  vs Board Size

Figure 37 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

When the device is mounted on an application PCB, TI strongly recommends using  $\Psi_{JT}$ and  $\Psi_{JB}$ , as explained in the section.

#### 10.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worstcase junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS737xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS737xx into thermal shutdown degrades device reliability.

## 10.5 Estimating Junction Temperature

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 8). For backward compatibility, an older  $\theta_{JC}$ , Top parameter is listed as well.

$$\Psi_{JT}: \quad T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$

$$\Psi_{JB}: \quad T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$
(8)



#### **Estimating Junction Temperature (continued)**

Where  $P_D$  is the power dissipation shown by Equation 6,  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1-mm away from the IC package *on the PCB surface* (as Figure 39 shows).

#### NOTE

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note, *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.

By looking at Figure 38, the new thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) have very little dependency on board size. That is, using  $\Psi_{JT}$  or  $\Psi_{JB}$  with Equation 8 is a good way to estimate  $T_J$  by simply measuring  $T_T$  or  $T_B$ , regardless of the application board size.





Figure 38.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size

For a more detailed discussion of why TI does not recommend using  $\theta_{JC(top)}$  to determine thermal characteristics, refer to application report, *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com. For further information, refer to application report, *IC Package Thermal Metrics* (SPRA953), also available on the TI website.



(1) Power dissipation may limit operating range. Check *Thermal Information* table.

Figure 39. Measuring Points for T<sub>T</sub> and T<sub>B</sub>



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS737xx. The TPS73701DRVEVM-529 evaluation module (and related user's guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS737 is available through the product folders under *Tools & Software*.

#### 11.1.2 Device Nomenclature

Table 1. Ordering Information<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(1)</sup>
	<b>xx</b> is nominal output voltage (for example, 25 = 2.5 V, 01 = Adjustable <sup>(2)</sup> ).
TPS737xx yy yz	yyy is the package designator.
	<b>z</b> is the package quantity.

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

- Using New Thermal Metrics, SBVA025
- TPS73701DRVEVM-529 User's Guide, SLVU880
- TMS320DM644x Power Reference Design, SLVA314
- TPS73x01DRBEVM-518 User's Guide, SBVU014

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: TPS737

<sup>(2)</sup> For fixed 1.20-V operation, tie FB to OUT.



#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





16-Aug-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73701DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTN	Samples
TPS73701DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTN	Samples
TPS73718DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAL	Samples
TPS73718DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAL	Samples
TPS73725DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73725	Samples





16-Aug-2017

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS73725DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73725	Sample
TPS73725DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73725	Sample
TPS73730DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVT	Sample
TPS73730DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVT	Sample
TPS73733DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Sample
TPS73733DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Sample
TPS73733DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Sample
TPS73733DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Sample
TPS73733DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIJ	Sample
TPS73733DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIJ	Sample
TPS73734DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCH	Sample
TPS73734DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ОСН	Sample

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





16-Aug-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS737:

Automotive: TPS737-Q1


NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jan-2018


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73701DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73701DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73701DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBT	SON	DRB	8	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73701DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73718DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73718DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73718DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73718DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73725DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73725DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73730DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73730DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73733DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73733DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jan-2018

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73733DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73734DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73701DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS73701DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS73701DRBR	SON	DRB	8	3000	338.0	355.0	50.0
TPS73701DRBR	SON	DRB	8	3000	552.0	367.0	36.0
TPS73701DRBT	SON	DRB	8	250	552.0	185.0	36.0
TPS73701DRBT	SON	DRB	8	250	338.0	355.0	50.0
TPS73701DRVR	WSON	DRV	6	3000	195.0	200.0	45.0
TPS73701DRVT	WSON	DRV	6	250	195.0	200.0	45.0
TPS73718DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS73718DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS73718DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73718DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73725DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS73725DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73730DRBR	SON	DRB	8	3000	367.0	367.0	35.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jan-2018

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73730DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73733DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS73733DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73733DRVR	WSON	DRV	6	3000	195.0	200.0	45.0
TPS73734DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## DCQ (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.



## DCQ (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L








#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.