

Isolated Power Supply IC for Automotive

1 Channel Step-up Switching Regulator Controller


BD9031FV-C

General Description

The BD9031FV-C is a 1 channel isolated and step-up switching regulator (controller).

BD9031FV-C features a wide range of integrated safety functions, e.g. input undervoltage protection, output overvoltage protection, output undervoltage protection, overcurrent protection and thermal shutdown.

Features

- Maximum supply voltage 35V
- Accurate reference voltage $\pm 1.5\%$
- Adjustable frequency: 20kHz to 600kHz
- Integrated EN functionality
- Current mode control
- Input undervoltage protection (UVLO)
- Overheating protection (TSD)
- Output overvoltage protection (OVP)
- Output undervoltage protection (UVP)
- Overcurrent protection (OCP)
- SSOP-B16 package

Application

- Automotive isolated power supplies

Key specification

- Operating supply voltage range: 4.5V to 30V
- Switching frequency: 20kHz to 600kHz
- Pch FET ON resistance: 6Ω (typ.)
- Nch FET ON resistance: 0.84Ω (typ.)
- Standby current: $0\mu A$ (typ.)
- Operating temperature range: $-40^\circ C$ to $+125^\circ C$

Packages

SSOP-B16

 W (typ.) x D (typ.) x H (max.)
 5.00mm x 6.40mm x 1.35mm


Typical Application Circuits




Figure 1. Block Diagram and Typical Application Circuit

●Pin Configuration




Figure 2. Pin Configuration

●Pin Description

Pin No.	Pin Name	Function
1	N.C.	Not connected
2	N.C.	Not connected
3	OUT	Gate driver output pin
4	VREG	Regulator output for FET driver pin
5	SD	Transistor driver pin for shutdown
6	FB	Error amplifier inverted input pin
7	COMP	Error amplifier output pin
8	GND	Ground pin
9	Vcc	Power supply pin
10	EN	EN functionality pin
11	N.C.	Not connected
12	RT	Frequency setting pin
13	SS	Soft start setting pin
14	OC	Overcurrent detection pin
15	N.C.	Not connected
16	PGND	Power ground pin

●Block Diagram




Figure 3. Block Diagram

•Explanation of Block Operations

- VREF
3.0V Regulator block for internal supply.
- VREG
Voltage supply block for DC/DC driver.
- TSD
Thermal protection block that turns off the IC if the internal temperature reaches 175°C (typ.).
- UVLO
Undervoltage-lockout block.
- OVP
Overvoltage protection block that turns off the IC if FB exceeds 0.92V (typ.).
If the protection function is activated, the output is turned off and the Soft Start pin and COMP pin voltages are discharged for a fixed period dependent on the oscillation frequency.
- UVP
Undervoltage protection block that turns off the IC if FB drops below 0.60V (typ.).
If the protection function is activated, the output is turned off and the Soft Start pin and COMP pin voltages are discharged for a fixed period dependent on the oscillation frequency.
- Error amplifier (ERR)
Block that compares the output feedback voltage to the reference voltage and outputs the difference to the COMP pin, which voltage is used to determine the switching duty cycle.
- Oscillator (OSC)
Block that generates the oscillation frequency.
- Slope
Block that generates a triangle wave from the clock generated in the oscillator block and sends it to the PWM comparator.
- PWM
Block that compares the output COMP pin voltage of the error amplifier with the triangle wave of the slope and determines the switching duty. The switching duty is limited by the internally set maximum duty ratio and cannot become 100%.
- DRV
DC/DC driver block with the PWM signal as input and that drives the output MOS.
- Soft start
Block that limits the current at time of startup and gradually increases the output voltage thereby preventing an overshoot of the output voltage and inrush current.
- OCP
Overcurrent protection block. The overcurrent protection level is determined by the value of the resistor placed in between the OC pin and GND. Overcurrent is detected when the OC pin voltage exceeds 0.2V (typ.). The overcurrent detection function is performed every switching pulse cycle. When overcurrent is detected 256 times consecutively, the overcurrent protection is activated and the IC is shut down. Thus, even if the OC pin reaches or exceeds the overcurrent detection level caused by a DC voltage, the overcurrent protection is not activated since it is only a one time detection.
If the protection function is activated the output is turned and the Soft Start pin and COMP pin are discharged for a fixed period depending on the oscillator frequency.
- SD
Transistor driver block for turning off the IC when a protection function is activated (Nch open drain).

•Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Voltage	V _{CC}	-0.3 to 35 ^{*1}	V
VREG Voltage	V _{REG}	7	V
EN Voltage	V _{EN}	V _{CC}	V
OC Voltage	V _{OC}	V _{REG}	V
SD Voltage	V _{SD}	V _{CC}	V
Power Dissipation	P _d	870 ^{*2}	mW
Operating Temperature Range	T _{op}	-40 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature	T _{jmax}	150	°C

*1 Pd should not be exceeded.

*2 7.0mW/°C reduction when Ta ≥ 25°C if mounted on a glass epoxy board of 70mm×70mm×1.6mm

•Operating Conditions (Ta=-40°C to +125°C)

Parameter	Symbol	Rating			Unit
		Min.	Typ.	Max.	
Voltage	V _{CC}	4.5	14	30	V
Oscillation frequency	F _{OSC}	20	—	600	kHz

●Electrical Characteristics

(Unless otherwise specified: $4.5 \leq V_{CC} \leq 30V$, $-40^{\circ}C \leq T_{op} \leq 125^{\circ}C$, current flowing from the IC is defined +)

Parameter	Symbol	Ratings			Unit	Conditions
		Min.	Typ.	Max.		
Output block						
Output voltage H1	VOUTH1	4.5	5.0	5.5	V	5≤Vcc≤30V IOUT=0A(open)
Output voltage H2	VOUTH2	4.0	4.5	-	V	Vcc=4.5V IOUT=0A(open)
Output voltage L	VOU TL	0	-	0.3	V	IOUT=0A(open)
MOS on resistor (source)	Ron_source	3	6	12	Ω	Isource=10mA
MOS on resistor (sink)	Ron_sink	0.46	0.84	1.80	Ω	Isink=-10mA
Oscillator block						
Oscillation frequency	fsw	360	400	440	kHz	RT=72kΩ
Soft start block						
Output range	VSSout	1.8	2.2	2.6	V	
Startup charge current	Istr	7.5	10.0	12.5	μA	SS=0V
Shut-off discharge current	Istp	-8.0	-3.0	-0.6	mA	
Error amp. block						
Threshold voltage	Veth	0.788	0.800	0.812	V	FB=COMP
Input bias current	IIB	-1	-	1	μA	FB=1.0V
Output sink current	Icompsink	-150	-75	-20	μA	FB=1.0V COMP=0.8V
Output source current	Icompsource	20	75	150	μA	FB=0.6V COMP=0.8V
EN block						
Threshold voltage	VEN	1.00	2.15	2.70	V	
Input bias current	IEN	8	16	32	μA	EN=3V
UVLO block						
UVLO operating voltage	VUVLO	3.3	3.6	3.9	V	VREG SWEEP DOWN
Hysteresis voltage	VULOhys	200	400	600	mV	VREG SWEEP UP
Overvoltage protection block						
Overvoltage detection threshold	Vovth	0.90	0.92	0.94	V	
FB open detection block						
Undervoltage detection threshold	Vopth	0.57	0.60	0.63	V	
Overcurrent protection block						
Overcurrent detection threshold	Vocth	0.16	0.20	0.24	V	
Hibernation period adjustment block						
Max on DUTY	Donmax	77	87	97	%	
Transistor driver block for shutdown						
Pin voltage (normal operation)	Vsdl	0	-	0.8	V	Normally " L " Isdsink=-1mA
Leakage current	Isdleak	-	-	10	μA	Vsd=30V
Entire chip						
Average current consumption	ICC	-	3	6	mA	Switching off

○This product is not designed to be radiation resistant.

• Characteristics Data (reference data)




Figure 4. Average current consumption




Figure 5. Standby current




Figure 6. Error amp threshold voltage vs. temperature characteristics




Figure 7. Oscillation frequency vs. temperature characteristics




Figure 8. UVLO operating/return voltage vs. temperature characteristics




Figure 9. Soft start startup charge vs. temperature characteristics




Figure 10. Overcurrent threshold voltage vs. temperature characteristics




Figure 11. FB pin overvoltage/undervoltage threshold voltage vs. temperature characteristics




Figure 12. EN threshold voltage vs. temperature characteristics




Figure 13. FB pin input bias current vs. temperature characteristics




Figure 14. ON Duty characteristics




Figure 15. Max. ON duty vs. temperature characteristics

●Timing chart




Figure 16. Timing chart

■Detection Time

The IC will be shut down if the time resulting from the following equation is exceeded.

After OCP detection, $t1 = 1/f \times 256\text{clk}$ (s)

Time needed for the OC pin output pulse to synchronize with the switching frequency and for the OCP block to perform 256 consecutive detections.

After OVP or UVP detection: $t2 = 1/f \times 4\text{clk}$ (s)


■Release Time

The output is turned off and the Soft start and COMP voltages are discharged during the time resulting from the following equation.

OVP or UVP or OCP, $t3 = 1/f \times 1024\text{clk}$ (s)

f: Oscillator frequency (kHz)

•Overvoltage Protection (OVP) Timing chart



This chart shows the overvoltage detection start time after startup. This start time can be calculated as follows:


$$t4 = 2.2V (\text{typ.}) \times C_{SS} / 10\mu A (\text{typ.}) \quad (s)$$

2.2V (typ.): soft start output range
 C_{SS} : SS pin external capacitor
 10 μA (typ.): soft start charge current

The Over-voltage is detected after the soft start voltage reaches 2.2V (typ.).

Figure 17. Overvoltage protection (OVP) timing chart

•Undervoltage Protection (UVP) Timing chart



This chart shows the Undervoltage detection start time after startup. This start time can be calculated as follows:

$$t4 = 2.2V (\text{typ.}) \times C_{SS} / 10\mu A (\text{typ.}) \quad (s)$$

2.2V (typ.): soft start output range
 C_{SS} : SS pin external capacitor
 10 μA (typ.): soft start charge current

Under-voltage is detected after the soft start voltage reaches 2.2V (typ.).

Figure 18. Undervoltage protection (UVP) timing chart

●Reference data

Non-isolated type application




Figure 19. Non-isolated type application circuit example

Flyback type application




Figure 20. Flyback type application circuit example

Non-isolated application using SD




Figure 21. Non-isolated application using SD circuit example

There are many factors (e.g.PCB layout, external parts, etc.) that can affect the characteristics. Therefore, please validate and confirm performance and functionality using actual applications.

•Selection of External Components

(1) Setting the output L value (step-up DC/DC)

Though a coil is used for the following explanation, a transformer can also be used for the same explanation. The rated current (ILR) of the output coil (L) is determined by the maximum input current IINMAX




Figure 22. Coil current waveform (step-up DC/DC)




Figure 23. Output application circuit example (step-up DC/DC)

Please ensure that $I_{INMAX} + \Delta I_L / 2$ does not reach the rated current ILR. In this case ΔI_L can be calculated using the formula below.

$$\Delta I_L = \frac{1}{L} \times V_{CC} \times \frac{V_O - V_{CC}}{V_O} \times \frac{1}{f} \quad (A) \quad f: \text{switching frequency}$$

Also, coil L has a variation of about 30% so please allow for a sufficient margin. If the coil current exceeds the coil rated current ILR, this might lead to damages to the IC internal components.

(2) Setting the output capacitor

Select the output capacitor considering the acceptable ripple voltage (Vpp). The following equation is used to determine the output ripple voltage.

$$\Delta V_{PP} = I_{LMAX} \times R_{ESR} + \frac{1}{f \times C_O} \times \frac{V_{CC}}{V_O} \times \left(I_{LMAX} - \frac{\Delta I_L}{2} \right) \quad (V) \quad (\text{step-up DC/DC})$$

(3) Setting the input capacitor

The input capacitor serves to lower the output impedance of the power source connected to the input pin. Increased power supply output impedance can cause input voltage instability and may negatively impact oscillation and ripple rejection characteristics. Therefore, it is necessary to place an input capacitor in close proximity to the Vcc and GND pins.

A low-ESR capacitor with a value between 10μF and 100mF is recommended. Selecting a capacitor with a value outside of the recommended range will lead to an excessive ripple voltage being superimposed on the input voltage and may cause the IC to malfunction.

Also, be certain to ascertain the operating temperature, load range and MOSFET conditions for the application in which the capacitor will be used, since capacitor performance is heavily dependent on the application's input power characteristics, substrate wiring and MOSFET gate drain capacity

(4) Setting the output voltage

The output voltage is determined by the equation below. Select a combination of R1 and R2 to obtain the required voltage.

Note that a small resistance value leads to a drop in power efficiency and that a large resistance value leads, due to the error amp output drain current of 0.13μA (typ.), to an increase of the offset voltage

$$V_{out} = 0.8 \times \frac{R1 + R2}{R2}$$




Figure 22. Output voltage setting circuit diagram

(5) Setting the oscillation frequency

The internal oscillation frequency is determined by the resistance value connected to RT.

The setting range is 20kHz to 600kHz. The correlation between the resistance value and the oscillation frequency is as shown in figure 23. A setting outside of the range shown below may cause the switching to stop after which operation is no longer guaranteed.




Figure 23. RT resistance vs. oscillation frequency

(6) Soft start delay time

In order to limit the current during startup the soft start pin needs to be connected to a capacitor. By connecting the capacitor output voltage overshoots and inrush currents can be prevented.

The delay time is dependent on the capacitor value connected to the soft start pin and can be calculated using the formula below. (We recommend a capacitor with a value in the range of 0.01 to 0.47μF.)

$$T_{ss} (\text{typ.}) = (C_{ss} \times 0.8V (\text{typ.}) / 10\mu A (\text{typ.})) (s) \quad (C_{ss}: \text{Soft Start pin external capacitor})$$

Note 0.8V: Initial soft start voltage that Vo outputs
10μA: Soft start charge current




Figure 24. Soft start operating timing chart

(7) Overcurrent protection

The overcurrent protection value is determined by the resistance (Roc) connected between OC and GND and the OC pin

voltage and can be calculated by using the formula below.

$$R_{oc} \times I_o > V_{octh}$$

※V_{octh} = voltage between OC and GND

e.g.) Setting the overcurrent protection at 2A

$$R_{oc} \times 2A = V_{octh}$$

$$R_{oc} = \frac{V_{octh}}{2A}$$

Based on that the overcurrent detection threshold =0.2V (typ.)

$$R_{oc} = \frac{0.2}{2A} = 0.1\Omega$$

(3) Setting the phase compensation circuit

Negative feedback stability conditions are as follows:

- At time of unity gain (0dB) the phase delay should be 135° or less. (i.e. the phase margin is 45° or higher)
- As the DC/DC converter application is sampled according to the switching frequency, GBW (frequency at 0-dB gain) of the overall system should be set to 1/10 or less of the switching frequency.

Thus, as the response is determined by the limitation of f_c (GBW), it is necessary to increase the switching frequency in order to raise the response.

The phase compensation is set by the capacitors and resistors serially connected to the COMP pin. Achieving stability by using the phase compensation is done by cancelling the 2 poles (error amp pole and power stage pole) of the regulation loop by use of f_{z1}.

$$f_{p1} = \frac{G_{EA}}{2\pi \times C_1 \times A_{VE}}$$

$$f_{p2} = \frac{1}{2\pi \times C_o \times R_{LOAD}}$$

$$f_z = \frac{1}{2\pi \times C_1 \times R_1}$$





Figure 25. Phase compensation application circuit example

In the formula above, G_{EA} is the error amp transconductance (400μA/V) and A_{VE} is the error amp voltage gain (200V/V). This setting is obtained by using a simplified calculation, therefore, adjustment on the actual application may be required. Also as these characteristics are influenced by the substrate layout, load conditions, etc. verification and confirmation with the actual application at time of mass production design is recommended.

●Heat dissipation




① IC mounted on a ROHM standard board
(70mm × 70mm × 1.6mm glass epoxy board)

Figure 26. SSOP-B16 Power dissipation heat attenuation characteristics

Figure 26. shows the power dissipation and heat attenuation characteristics of the SSOP-B16 package. Even if the ambient temperature T_a is at room temperature (25°C), it can be that the chip (junction) temperature becomes very high. Therefore, please be sure to operate the IC within the power dissipation range.

• I/O equivalence circuits



●Operational Notes

- 1) Absolute maximum ratings
Exceeding the absolute maximum rating for supply voltage, operating temperature or other parameters, can result in destruction of the chip. In this event it also becomes impossible to determine the cause of the damage (e.g. short circuit, open circuit, etc). Therefore, if any special mode is being considered with values expected to exceed the absolute maximum ratings, implementing physical safety measures, such as adding fuses, should be considered.
- 2) Electrical characteristics
The electrical characteristics given in this specification may be influenced by conditions such as temperature, supply voltage and external components. Transient characteristics should be sufficiently verified.
- 3) GND electric potential
Keep the GND terminal potential at the lowest (minimum) potential under any operating condition. Furthermore, excluding the GND pin, the voltages of all pins should never drop below that of GND.
- 4) GND wiring pattern
When both a small-signal GND and a high current GND are present, single-point grounding (at the set standard point) is recommended. This must be done in order to separate the small-signal and high current paths and to ensure that voltage changes stemming from the wiring resistance and high current do not cause any voltage change in the small-signal GND. Similarly, care must be taken to avoid any changes in the ground paths of externally connected components.
- 5) Inter-pin shorting and mounting errors
Ensure that when mounting the IC on the PCB the direction and position are correct. Incorrect mounting may result in damaging the IC. Also, shorts caused by dust entering between the output, input and GND pin may result in damaging the IC.
Note: the overcurrent protection is not activated when the drain-source pin of the external FET is shorted.
- 6) Operation in strong electromagnetic fields
Use caution when operating in the presence of strong electromagnetic fields, as this may cause the IC to malfunction.
- 7) Testing on application boards
The IC needs to be discharged after each test process. Because when using an application board for testing, connecting a capacitor to a low-impedance pin may cause stress to the IC. As a protection from static electricity, ensure that the assembly setup is grounded and take sufficient caution with transportation and storage. Also, make sure to turn off the power supply when connecting and disconnecting the inspection equipment.
- 8) Power dissipation
Should, by any chance, the power dissipation rating be exceeded, the rise in temperature of the chip may result in deterioration of the properties of the chip. The power dissipation value noted in this specification under absolute maximum ratings is the value in case of a 70mm×70mm×1.6mm glass epoxy board. In case this value is exceeded please take appropriate measures such as increasing the board size.
- 9) Thermal design
The power dissipation under actual operating conditions should be taken into consideration and a sufficient margin should be allowed for in the thermal design.
- 10) Vcc pin
Please be sure to insert a capacitor between Vcc and GND. Select the value of the capacitor based on the line of the power smoothing circuit and input pin (Vcc). The capacitance setting may vary according to the application. Therefore its value should be verified in actual application with a sufficient margin in place. It is recommended to use a capacitor with good voltage and temperature characteristics.
- 11) Capacitor connected to the VREG pin
In order to prevent oscillation, a capacitor needs to be placed between the output pin and GND pin. It is recommended to use a capacitor with a capacitance of 4.7μF or higher. Electrolytic, tantalum and ceramic capacitors can be used. When selecting the capacitor ensure that the capacitance of 4.7μF or higher is maintained at the intended applied voltage and temperature range. Due to changes in temperature the capacitor's capacitance can fluctuate possibly resulting in oscillation.
When selecting a ceramic type capacitor, we recommend using X5R, X7R or better with excellent temperature and DC-biasing characteristics and high voltage tolerance.
Also, in case of rapidly changing input voltage and load current, select the capacitance in accordance with verifying that the actual application meets with the required specification.
- 12) EN pin
In case of connecting a resistor to the EN pin, as shown in figures 19 to 21, please ensure a setting in which the EN pin voltage is higher than the ON voltage (2.7V).

13) SD pin

In case of using a SD pin, as shown in figure 21., please sufficiently consider the operating voltage of the external PchMOS when setting the resistance value.

14) Thermal shutdown (TSD)


This IC incorporates an integrated thermal shutdown circuit to prevent heat damage to the IC. Normal operation should be within the power dissipation rating, if however the rating is exceeded for a continued period, the junction temperature (T_j) will rise and the TSD circuit will be activated and turn all output pins OFF. After the T_j falls below the TSD threshold the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

15) Based on the application the Vcc and other pin voltages might be reversed, possibly resulting in circuit internal damage or damage to components. For example, while the external capacitor is charged, Vcc shorts to GND. Using reverse polarity diodes in series or a bypass diode between all pins and the Vcc pin is therefore recommended.


16) Applying a positive surge to the Vcc pin

In case surges exceeding 35V will be applied to the Vcc pin, please place a power zener diode between Vcc and GND as shown in the figure below.




17) Applying a negative surge to the Vcc pin

If the possibility exists that the Vcc voltage will be lower than that of the GND pin, please place a Schottky diode between Vcc and GND as shown in the figure below.



18) Placing a protection diode

If the possibility exists that a large inductive load is connected to the output pin resulting in back-EMF at time of startup and shutdown, a protection diode should be placed as shown in the figure below.




- 19) This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P/N junctions are formed at the intersection of these P layers with the N layers of other elements to create a variety of parasitic elements.

For example, in case a resistor and a transistor are connected to the pins as shown in the figure below then:

- The P/N junction functions as a parasitic diode when $GND > \text{pin A}$ for the resistor, or $GND > \text{pin B}$ for the transistor.
- Also, when $GND > \text{pin B}$ for the transistor (NPN), the parasitic diode described above combines with the N layer of the other adjacent elements to operate as a parasitic NPN transistor.

Parasitic diodes inevitably occur in the structure of the IC. Their influence can result in mutual interference between circuits and can cause malfunctions and, in turn, physical damage to or destruction of the chip. Therefore, the input pin voltage should not be lower than the (P substrate) GND in order to prevent the parasitic diodes to conduct.



Note concerning this document

The Japanese version of this document is the official specification. This translation should be seen as a reference to aid reading the official specification. In case of any discrepancies between the two versions, the official version always takes precedence.

●Ordering Information

B D 9 0 3 1 F V - C

E 2


Part Number

Package
FV: SSOP-B16

Taping
E2: reel-wound embossed tamping


●Physical Dimension Tape and Reel Information

SSOP-B16




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



●Marking Diagram



●Revision History

Date	Revision	Changes
27/MAR/2012	001	Initial draft
05/NOV/2012	002	P.10 Change Timing chart and the explanation of detection time and release time. P.11 Add the overvoltage protection (OVP) Timing chart and the under voltage protection (UVP) Timing chart

ご注意

ローム製品取扱い上の注意事項

- 極めて高度な信頼性が要求され、その故障や誤動作が人の生命、身体への危険若しくは損害、又はその他の重大な損害の発生に関わるような機器又は装置（医療機器^(Note 1)、航空宇宙機器、原子力制御装置等）（以下「特定用途」という）への本製品のご使用を検討される際は事前にローム営業窓口までご相談くださいますようお願い致します。ロームの文書による事前の承諾を得ることなく、特定用途に本製品を使用したことによりお客様又は第三者に生じた損害等に関し、ロームは一切その責任を負いません。

(Note 1) 特定用途となる医療機器分類

日本	USA	EU	中国
CLASS III	CLASS III	CLASS II b	Ⅲ類
CLASS IV		CLASS III	

- 半導体製品は一定の確率で誤動作や故障が生じる場合があります。万が一、かかる誤動作や故障が生じた場合であっても、本製品の不具合により、人の生命、身体、財産への危険又は損害が生じないように、お客様の責任において次の例に示すようなフェールセーフ設計など安全対策をお願い致します。
 - ①保護回路及び保護装置を設けてシステムとしての安全性を確保する。
 - ②冗長回路等を設けて単一故障では危険が生じないようにシステムとしての安全を確保する。
- 本製品は、下記に例示するような特殊環境での使用を配慮した設計はなされておられません。従いまして、下記のような特殊環境での本製品のご使用に関し、ロームは一切その責任を負いません。本製品を下記のような特殊環境でご使用される際は、お客様におかれまして十分に性能、信頼性等をご確認ください。
 - ①水・油・薬液・有機溶剤等の液体中でのご使用
 - ②直射日光・屋外暴露、塵埃中でのご使用
 - ③潮風、Cl₂、H₂S、NH₃、SO₂、NO₂等の腐食性ガスの多い場所でのご使用
 - ④静電気や電磁波の強い環境でのご使用
 - ⑤発熱部品に近接した取付け及び当製品に近接してビニール配線等、可燃物を配置する場合。
 - ⑥本製品を樹脂等で封止、コーティングしてのご使用。
 - ⑦はんだ付けの後に洗浄を行わない場合(無洗浄タイプのフラックスを使用された場合も、残渣の洗浄は確実にを行うことをお勧め致します)、又ははんだ付け後のフラックス洗浄に水又は水溶性洗浄剤をご使用の場合。
 - ⑧結露するような場所でのご使用。
- 本製品は耐放射線設計はなされておられません。
- 本製品単体品の評価では予測できない症状・事態を確認するためにも、本製品のご使用にあたってはお客様製品に実装された状態での評価及び確認をお願い致します。
- パルス等の過渡的な負荷（短時間での大きな負荷）が加わる場合は、お客様製品に本製品を実装した状態で必ずその評価及び確認の実施をお願い致します。また、定常時での負荷条件において定格電力以上の負荷を印加されますと、本製品の性能又は信頼性が損なわれるおそれがあるため必ず定格電力以下でご使用ください。
- 許容損失(Pd)は周囲温度(Ta)に合わせてディレーティングしてください。また、密閉された環境下でご使用の場合は、必ず温度測定を行い、ディレーティングカーブ範囲内であることをご確認ください。
- 使用温度は納入仕様書に記載の温度範囲内であることをご確認ください。
- 本資料の記載内容を逸脱して本製品をご使用されたことによって生じた不具合、故障及び事故に関し、ロームは一切その責任を負いません。

実装及び基板設計上の注意事項

- ハロゲン系（塩素系、臭素系等）の活性度の高いフラックスを使用する場合、フラックスの残渣により本製品の性能又は信頼性への影響が考えられますので、事前にお客様にてご確認ください。
- はんだ付けは、リフローはんだを原則とさせていただきます。なお、フロー方法でのご使用につきましては別途ロームまでお問い合わせください。
詳細な実装及び基板設計上の注意事項につきましては別途、ロームの実装仕様書をご確認ください。

応用回路、外付け回路等に関する注意事項

1. 本製品の外付け回路定数を変更してご使用になる際は静特性のみならず、過渡特性も含め外付け部品及び本製品のバラツキ等を考慮して十分なマージンをみて決定してください。
2. 本資料に記載された応用回路例やその定数などの情報は、本製品の標準的な動作や使い方を説明するためのもので、実際に使用する機器での動作を保証するものではありません。従いまして、お客様の機器の設計において、回路やその定数及びこれらに関連する情報を使用する場合には、外部諸条件を考慮し、お客様の判断と責任において行ってください。これらの使用に起因しお客様又は第三者に生じた損害に関し、ロームは一切その責任を負いません。

静電気に対する注意事項

本製品は静電気に対して敏感な製品であり、静電放電等により破壊することがあります。取り扱い時や工程での実装時、保管時において静電気対策を実施の上、絶対最大定格以上の過電圧等が印加されないようにご使用ください。特に乾燥環境下では静電気が発生しやすくなるため、十分な静電対策を実施ください。(人体及び設備のアース、帯電物からの隔離、イオナイザの設置、摩擦防止、温湿度管理、はんだごてのこて先のアース等)

保管・運搬上の注意事項

1. 本製品を下記の環境又は条件で保管されますと性能劣化やはんだ付け性等の性能に影響を与えるおそれがありますのでこのような環境及び条件での保管は避けてください。
 - ①潮風、Cl₂、H₂S、NH₃、SO₂、NO₂等の腐食性ガスの多い場所での保管
 - ②推奨温度、湿度以外での保管
 - ③直射日光や結露する場所での保管
 - ④強い静電気が発生している場所での保管
2. ロームの推奨保管条件下におきましても、推奨保管期限を経過した製品は、はんだ付け性に影響を与える可能性があります。推奨保管期限を経過した製品は、はんだ付け性を確認した上でご使用頂くことを推奨します。
3. 本製品の運搬、保管の際は梱包箱を正しい向き（梱包箱に表示されている天面方向）で取り扱ってください。天面方向が遵守されずに梱包箱を落下させた場合、製品端子に過度なストレスが印加され、端子曲がり等の不具合が発生する危険があります。
4. 防湿梱包を開封した後は、規定時間内にご使用ください。規定時間を経過した場合はベーク処置を行った上でご使用ください。

製品ラベルに関する注意事項

本製品に貼付されている製品ラベルに QR コードが印字されていますが、QR コードはロームの社内管理のみを目的としたものです。

製品廃棄上の注意事項

本製品を廃棄する際は、専門の産業廃棄物処理業者にて、適切な処置をしてください。

外国為替及び外国貿易法に関する注意事項

本製品は外国為替及び外国貿易法に定める規制貨物等に該当するおそれがありますので輸出する場合には、ロームにお問い合わせください。

知的財産権に関する注意事項

1. 本資料に記載された本製品に関する応用回路例、情報及び諸データは、あくまでも一例を示すものであり、これらに関する第三者の知的財産権及びその他の権利について権利侵害がないことを保証するものではありません。従いまして、上記第三者の知的財産権侵害の責任、及び本製品の使用により発生するその他の責任に関し、ロームは一切その責任を負いません。
2. ロームは、本製品又は本資料に記載された情報について、ローム若しくは第三者が所有又は管理している知的財産権その他の権利の実施又は利用を、明示的にも黙示的にも、お客様に許諾するものではありません。

その他の注意事項

1. 本資料の全部又は一部をロームの文書による事前の承諾を得ることなく転載又は複製することを固くお断り致します。
2. 本製品をロームの文書による事前の承諾を得ることなく、分解、改造、改変、複製等しないでください。
3. 本製品又は本資料に記載された技術情報を、大量破壊兵器の開発等の目的、軍事利用、あるいはその他軍事用途目的で使用しないでください。
4. 本資料に記載されている社名及び製品名等の固有名詞は、ローム、ローム関係会社若しくは第三者の商標又は登録商標です。

一般的な注意事項

1. 本製品をご使用になる前に、本資料をよく読み、その内容を十分に理解されるようお願い致します。本資料に記載される注意事項に反して本製品をご使用されたことによって生じた不具合、故障及び事故に関し、ロームは一切その責任を負いませんのでご注意願います。
2. 本資料に記載の内容は、本資料発行時点のものであり、予告なく変更することがあります。本製品のご購入及びご使用に際しては、事前にローム営業窓口で最新の情報をご確認ください。
3. ロームは本資料に記載されている情報は誤りがないことを保証するものではありません。万が一、本資料に記載された情報の誤りによりお客様又は第三者に損害が生じた場合においても、ロームは一切その責任を負いません。