

June 1997 Revised November 2000

#### NC7SZD384

## TinyLogic™ UHS 1-Bit Low Power Bus Switch with Level Shifting

#### **General Description**

The NC7SZD384 provides 1-bit of high-speed CMOS TTL-compatible bus switch. The low on resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a bus enable  $(\overline{\text{OE}})$  signal. When  $\overline{\text{OE}}$  is LOW, the switch is on and Port A is connected to Port B. When  $\overline{\text{OE}}$  is HIGH, the switch is open and a high-impedance state exists between the two ports. Reduced voltage drive to the gate of the FET switch permits nominal level shifting of 5V to 3.3V through the switch.


#### **Features**

- Space saving SOT23 or SC70 5-lead package.
- $5\Omega$  switch connection between two ports.
- Designed to be used in level-shifting applications.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.


#### **Ordering Code:**

Order	Package	Product Code	Package Description	Supplied As
Number	Number	Top Mark	r dollago Bosonphon	Cupplied 7.0
NC7SZD384M5	MA05B	8Z4D	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
NC7SZD384M5X	MA05B	8Z4D	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZD384P5	MAA05A	Z4D	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel
NC7SZD384P5X	MAA05A	Z4D	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel

#### **Logic Symbol**



#### **Connection Diagram**



#### **Pin Descriptions**

Pin Name	Description
ŌĒ	Bus Switch Enable
А	Bus A
В	Bus B

#### **Function Table**

OE	B <sub>O</sub>	Function
L	A <sub>O</sub>	Connect
Н	HIGH-Z State	Disconnect

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

#### **Absolute Maximum Ratings**(Note 1)

### **Recommended Operating**

-0.5V to +7.0V
-0.5V to $+7.0V$
-0.5V to $+7.0V$
0V –50 mA
128 mA
±100 mA
<sub>TG</sub> ) -65°C to +150°C

Junction Temperature under bias  $(T_J)$ +150°C

Junction Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) Power Dissipation (PD) @ +85°C

SOT23-5 SC70-5 150 mW

O 51/ to 17 01/ Conditions (Note 3)

Power Supply Operating  $(V_{CC})$ 4.5V to 5.5V Input Voltage (V<sub>IN</sub>) 0V to 5.5V Output Voltage (V<sub>OUT</sub>) 0V to 5.5V

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Switch Control Input 0 ns/V to 5 ns Switch I/O 0 ns/V to DC Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Thermal Resistance ( $\theta_{JA}$ )

SOT23-5 300°C/Watt SC70-5 425°C/Watt

200 mW Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

> Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

		V <sub>CC</sub>	T <sub>A</sub> :	$T_A = -40^{\circ}C$ to $+85^{\circ}C$				
Symbol	Parameter	(V)	Min	Min Typ Max (Note 4)		Units	Conditions	
V <sub>IK</sub>	Maximum Clamp Diode Voltage	4.5			-1.2	-V	$I_{IN} = -18 \text{ mA}$	
$V_{IH}$	HIGH Level Input Voltage	4.5-5.5	2.0			V		
$V_{IL}$	LOW Level Input Voltage	4.5-5.5			0.8	V		
V <sub>OH</sub>	HIGH Level Output Voltage							
I <sub>I</sub>	Input Leakage Current	0-5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I <sub>OFF</sub>	"OFF" Leakage Current	5.5			±10.0	μΑ	$0 \le A, B, \le V_{CC}$	
R <sub>ON</sub>	Switch On Resistance (Note 5)	4.5		5	7	Ω	$V_{IN} = 0V$ , $I_I = 64 \text{ mA}$	
				5	7	Ω	$V_{IN} = 0V$ , $I_I = 30 \text{ mA}$	
				35	50	Ω	$V_{IN} = 2.4V, I_I = 15 \text{ mA}$	
I <sub>CC</sub>	Quiescent Supply Current						$V_{IN} = V_{CC}$ or GND, $I_O = 0$	
	Switch On	5.5		8.0	1.5	mA	OE = GND	
	Switch Off	5.5			10	μΑ	OE = V <sub>CC</sub>	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input (Note 6)	5.5		0.8	2.5	mA	$\overline{OE} = 3.4V$ , $I_O = 0$ ,	
							Control Input only.	

+260°C

Note 4: All typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25$ °C.

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltage ages on the two (A or B) pins.

Note 6: Per TTL driven input ( $V_{IN} = 3.4V$ , control input only). A and B pins do not contribute to  $I_{CC}$ .

#### **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = -40$ °C to +85°C $C_L = 50$ pF, RU=RD=500 $\Omega$		**		Units	Conditions	Fig. No.
		(V)	Min	Typ (Note 7)	Max				
t <sub>PHL</sub> ,	Prop Delay Bus to Bus	4.5-5.5			0.25	ns	V <sub>I</sub> = OPEN	Figures	
t <sub>PLH</sub>	(Note 8)							1, 2	
t <sub>PZL</sub> ,	Output Enable Time	4.5-5.5	1.5		7.5	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures	
t <sub>PZH</sub>							$V_I = OPEN \text{ for } t_{PZH}$	1, 2	
t <sub>PLZ</sub> ,	Output Disable Time	4.5-5.5	1.0		6.0	ns	$V_I = 7V$ for $t_{PLZ}$	Figures	
t <sub>PHZ</sub>							$V_I = OPEN \text{ for } t_{PHZ}$	1, 2	

Note 7: All typical values are  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ .

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### Capacitance (Note 9)

Symbol	Symbol Parameter		Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	2	5	pF	V <sub>CC</sub> = 5.0V
C <sub>I/O</sub>	Input/Output Capacitance	4.5	10	pF	$V_{CC} = 5.0V$

**Note 9:** T<sub>A</sub> = 25°C f = 1MHz

#### **AC Loading and Waveforms**





FIGURE 1. AC Test Circuit

**Note:** Input driven by  $50\Omega$  source terminated in  $50\Omega$ .

 $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance.


Input PRR = 1.0 MHz  $t_w = 500 \text{ ns.}$ 





## Tape and Reel Specification TAPE FORMAT

TAPE FORMAT					
Package	Tape	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
M5, P5	Carrier	250	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	
	Leader (Start End)	125 (typ)	Empty	Sealed	
M5X, P5X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

#### TAPE DIMENSIONS inches (millimeters)









BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
5070-5	0 111111	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055 \pm 0.004$	0.157	$0.315 \pm 0.012$
		(3.3)	(3.3)	$(3.5 \pm 0.05)$	$(1.4 \pm 0.11)$	(4)	$(8 \pm 0.3)$

# Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
0 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-2.00±0.20 + 0.65 + 5 4 1.9 B- 1.25±0.10 2.10±0.10 0.4 min -0.20 <sup>+0.10</sup> -0.05 0.25 LAND PATTERN RECOMMENDATION max 0.1 🚱 SEE DETAIL A $0.9 \pm .10$ 0.95±0.15 0.10 0.10 6.00° △ max 0.1 R0.14 GAGE PLANE R0.10 0°-30° 0.20 6.00 0.45 0.10 0.425 NOMINAL **DETAIL A**

#### NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

MAA05ARevC

C. DIMENSIONS ARE IN MILLIMETERS.

#### 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com