

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A SN74ALS174, SN74ALS175, SN74AS174, SN74AS175A HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

D2661, APRIL 1982 — REVISED MAY 1986

- 'ALS174 and 'AS174 Contain Six Flip-Flops with Single-Rail Outputs
- 'ALS175 and 'AS175A Contain Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
- Fully Buffered Outputs for Maximum Isolation from External Disturbances ('AS only)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input and the 'ALS175 and 'AS175A feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.


The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE
(EACH FLIP-FLOP)


INPUTS				OUTPUTS	
CLR	CLK	D		Q	Q [†]
L	X	X		L	H
H	↑	H		H	L
H	↑	L		L	H
H	L	X		Q ₀	Q ₀

[†]ALS175 and 'AS175A only


SN54ALS174, SN54AS174 ... J PACKAGE
SN74ALS174, SN74AS174 ... D OR N PACKAGE




SN54ALS174, SN54AS174 ... FK PACKAGE



SN54ALS175, SN54AS175A ... J PACKAGE
SN74ALS175, SN74AS175A ... D OR N PACKAGE



SN54ALS175, SN54AS175A ... FK PACKAGE
(TOP VIEW)



NC — No internal connection.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1983, Texas Instruments Incorporated

2-181

**SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175A
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**



logic symbols[†]



2

logic diagrams (positive logic)

ALS and AS Circuits



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54ALS174, SN54ALS175, SN74ALS174, SN74ALS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS174, SN54ALS175	-55°C to 125°C
SN74ALS174, SN74ALS175	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.7			0.8	V
I _{OH}	High-level output current				−0.4			−0.4	mA
I _{OL}	Low-level output current				4			8	mA
f _{clock}	Clock frequency		0		40	0		50	MHz
t _w	Pulse duration	CLR low	15			10			ns
		CLK high	12.5			10			
		CLK low	12.5			10			
t _{su}	Setup time before CLK↑	Data	15			10			ns
		CLR inactive	8			6			
t _h	Hold time, data after CLK↑		0			0			ns
T _A	Operating free-air temperature		−55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH}	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $I_{OH} = -0.4 \text{ mA}$	$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 4 \text{ mA}$	0.25		0.4	0.25		0.4	V
	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 8 \text{ mA}$				0.35		0.5	
I_I	$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$			-0.1			-0.1	mA
I_{O+}	$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$	-30		-112	-30		-112	mA
I_{CC}	'ALS174		11	19		11	19	mA
	'ALS175		8	14		9	14	

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

NOTE 1: I_{CC} is measured with D inputs and CLR grounded, and CLK at 4.5 V.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54ALS174, SN54ALS175, SN74ALS174, SN74ALS175
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 4.5 V to 5.5 V CL = 50 pF, RL = 500 Ω TA = MIN to MAX				UNIT
			SN54ALS174 SN54ALS175		SN74ALS174 SN74ALS175		
			MIN	MAX	MIN	MAX	
tmax			40		50		MHz
tPLH	CLR	Any Q̄ ('ALS175)	5	20	5	18	ns
tPHL		Any Q	8	30	8	23	
tPLH	CLK	Any Q	3	20	3	15	ns
tPHL		(or Q̄, 'ALS175)	5	24	5	17	

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

2
ALS and AS Circuits

SN54AS174, SN54AS175A, SN74AS174, SN74AS175A HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54AS174, SN54AS175A	-55°C to 125°C
SN74AS174, SN74AS175A	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

				SN54AS174 SN54AS175A			SN74AS174 SN74AS175A			UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage			2			2			V
V _{IL}	Low-level input voltage			0.8			0.8			V
I _{OH}	High-level output current			− 2			− 2			mA
I _{OL}	Low-level output current			20			20			mA
f _{clock}	Clock frequency			0	100		0	100		MHz
t _w	Pulse duration		CLR low		5.5		5		ns	
			CLK high		4		4			
			CLK low	'AS174	6		6			
				'AS175A	5		5			
t _{su}	Setup time before CLK ↑		Data	'AS174	4		4		ns	
				'AS175A	3		3			
			CLR inactive		6		6			
			t _h		Hold time, data after CLK ↑		1			1
T _A	Operating free-air temperature			− 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54AS174 SN54AS175A			SN74AS174 SN74AS175A			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V_{IK}		$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$				-1.2			-1.2	V
V_{OH}		$V_{CC} = 4.5 \text{ V}$ to 5.5 V , $I_{OH} = -2 \text{ mA}$		$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}		$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5		V
I_I		$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$			0.1			0.1		mA
I_{IH}		$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$			20			20		μA
I_{IL}		$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$			-0.5			-0.5		mA
$I_O^{\ddagger}$		$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$		-30	-112		-30	-112		mA
I_{CC}	'AS174	$V_{CC} = 5.5 \text{ V}$, See Note 1		30	45		30	45		mA
	'AS175			22.5	34		22.5	34		mA

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

NOTE 1: I_{CC} is measured with D inputs and CLR grounded, and CLK at 4.5 V.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54AS174, SN54AS175A, SN74AS174, SN74AS175A
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

'AS174 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V C _L = 50 pF, R _L = 500 Ω T _A = MIN to MAX				UNIT
			SN54AS174		SN74AS174		
			MIN	MAX	MIN	MAX	
f _{max}			100		100		MHz
t _{PHL}	CLR	Any Q	5	15	5	14	ns
t _{PLH}	CLK	Any Q	3.5	9.5	3.5	8	ns
t _{PHL}			4.5	11.5	4.5	10	

'AS175A switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω TA = MIN to MAX				UNIT
			SN54AS175A		SN74AS175A		
			MIN	MAX	MIN	MAX	
fmax			100		100		MHz
tPLH	CLR	Any Q or Q̄	4	10	4	9	ns
tPHL			4.5	15	4.5	13	
tPLH	CLK	Any Q or Q̄	4	8.5	4	7.5	ns
tPHL			4	11	4	10	

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.