

CMOS Logic MN4000B Series

MN4019B/MN4019BS

6932852 PANASONIC INDL. ELECTRONIC

66C 04961

D

T-67-11-51

MN4019B / MN4019BS**Quad 2-Input Multiplexers****Description**

The MN4019B/S are quad 2-input multiplexers composed of two 2-input AND gates and OR gate with its two outputs. The inputs applied to A and B are output to X selected by select input (S_A , S_B) common to 4 circuits. These are equivalent to RCA CD4019B.

Truth Table

Select Input		Input		Output
S_A	S_B	A	B	O
L	L	X	X	L
H	L	L	X	L
H	L	H	X	H
L	H	X	L	L
L	H	X	H	H
H	H	H	X	H
H	H	X	H	H
H	H	L	L	L

Note) X : don't care


Pin Explanation

S_A , S_B : Select input


$A_0 \sim A_3$: Input

$B_0 \sim B_3$: Input

$O_0 \sim O_3$: Output


Logic Diagram

P-3




16-Pin • Plastic DIL Package

P-4



16-Pin • Pinflat Package (SO-16D)

Pin Configuration

CMOS Logic MN4000B Series

MN4019B/MN4019BS

6932852 PANASONIC INDL ELECTRONIC

66C 04962

D

T-67-11-51

■ Maximum Ratings ($T_a=25^\circ\text{C}$)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	$-0.5 \sim +18$	V
Input Voltage	V_I	$-0.5 \sim V_{DD}+0.5^*$	V
Output Voltage	V_O	$-0.5 \sim V_{DD}+0.5^*$	V
Peak Input · Output Current	$\pm I_I$	max. 10	mA
Power Dissipation (per package)	$T_a=-40 \sim +60^\circ\text{C}$	max. 400 Decrease up to 200mW rating at $8\text{mW}/^\circ\text{C}$	mW
	$T_a=+60 \sim +85^\circ\text{C}$		
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Storage Temperature	T_{stg}	$-65 \sim +150$	$^\circ\text{C}$

* $V_{DD} + 0.5\text{V}$ should be under 18V■ DC Characteristics ($V_{SS}=0\text{V}$)

Item	V_{DD} (V)	Sym- bol	Conditions	$T_a=-40^\circ\text{C}$		$T_a=25^\circ\text{C}$		$T_a=85^\circ\text{C}$		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I_{DD}	$V_I = V_{SS}$ or V_{DD}	—	20	—	20	—	150	μA
	10			—	40	—	40	—	300	
	15			—	80	—	80	—	600	
Output Voltage Low Level	5	V_{OL}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu\text{A}$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V_{OH}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu\text{A}$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V_{IL}	$ I_O < 1\mu\text{A}$ $V_O=0.5\text{V}$ or 4.5V	—	1.5	—	1.5	—	1.5	V
	10		$V_O=1\text{V}$ or 9V	—	3	—	3	—	3	
	15		$V_O=1.5\text{V}$ or 13.5V	—	4	—	4	—	4	
Input Voltage High Level	5	V_{IH}	$ I_O < 1\mu\text{A}$ $V_O=0.5\text{V}$ or 4.5V	3.5	—	3.5	—	3.5	—	V
	10		$V_O=1\text{V}$ or 9V	7	—	7	—	7	—	
	15		$V_O=1.5\text{V}$ or 13.5V	11	—	11	—	11	—	
Output Current Low Level	5	I_{OL}	$V_O=0.4\text{V}$, $V_I=0$ or 5V	0.52	—	0.44	—	0.36	—	mA
	10		$V_O=0.5\text{V}$, $V_I=0$ or 10V	1.3	—	1.1	—	0.9	—	
	15		$V_O=1.5\text{V}$, $V_I=0$ or 15V	3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O=4.6\text{V}$, $V_I=0$ or 5V	0.52	—	0.44	—	0.36	—	mA
	10		$V_O=9.5\text{V}$, $V_I=0$ or 10V	1.3	—	1.1	—	0.9	—	
	15		$V_O=13.5\text{V}$, $V_I=0$ or 15V	3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O=2.5\text{V}$, $V_I=0$ or 5V	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_I$	$V_I=0$ or 15V	—	0.3	—	0.3	—	1	μA

CMOS Logic MN4000B Series

MN4019B/MN4019BS

6932852 PANASONIC INDL,ELECTRONIC


66C 04963

D

T-67-11-51

■ Switching Characteristics ($T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$, $C_L = 50\text{pF}$)

Item	V_{DD} (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time (A_n , B_n , S_A , S_B —On)	5	t_{PLH}	—	60	180	ns
	10		—	25	75	
	15		—	15	45	
Propagation Delay Time (A_n , B_n , S_A , S_B —On)	5	t_{PHL}	—	70	210	ns
	10		—	30	90	
	15		—	25	75	
Input Capacitance		C_i	—	—	7.5	pF

1. Switching Time Test Circuit**2. Waveforms**