

## FDN357N

# N-Channel Logic Level Enhancement Mode Field Effect Transistor


#### **General Description**


SuperSOT™-3 N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

#### **Features**

- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT<sup>TM</sup>-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Exceptional on-resistance and maximum DC current capability.







### **Absolute Maximum Ratings** $T_A = 25^{\circ}\text{C}$ unless otherwise noted

Units	FDN357N	Parameter	Symbol
V	30	Drain-Source Voltage	V <sub>DSS</sub>
V	±20	Gate-Source Voltage - Continuous	V <sub>GSS</sub>
Α	2.5	Maximum Drain Current - Continuous (Note 1a)	I <sub>D</sub>
	10	- Pulsed	
W	0.5	Maximum Power Dissipation (Note 1a)	P <sub>D</sub>
1	0.46	(Note 1b)	
°C	-55 to 150	Operating and Storage Temperature Range	$T_J$ , $T_{STG}$
		L CHARACTERISTICS	THERMAL
°C/W	250	Thermal Resistance, Junction-to-Ambient (Note 1a)	R <sub>eJA</sub>
°C/W	75	Thermal Resistance, Junction-to-Case (Note 1)	R <sub>euc</sub>
_		T 15 17 18	

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$				1	μΑ
			T <sub>J</sub> = 55°C			10	μΑ
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHARA	CTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1		2	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 2.5 \text{ A}$				0.052	Ω
		$V_{GS} = 4.5 \text{ V}, I_{D} = 2 \text{ A}$				0.08	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		10			Α
DRAIN-SOL	IRCE DIODE CHARACTERISTICS AND MAXIM	IUM RATINGS					
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forw	n-Source Diode Forward Current				0.42	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 0.42 \text{ A} \text{ (Note 2)}$	1			1.2	V

Notes

 R<sub>BAR</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of guaranteed by design while R<sub>BCA</sub> is determined by the user's board design. the drain pins.  $R_{\mbox{\tiny BJC}}$  is

Typical  $R_{\rm BJA}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 250°C/W when mounted on a 0.02 in² pad of 2oz Cu. b. 270°C/W when mounted on a 0.001 in² pad of 2oz Cu.





Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.