

8-Mbit (512K x 16) Static RAM

Features

- Very high speed: 45 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
 - Typical Standby current: 2 μ A
 - Maximum Standby current: 8 μ A
- Ultra low active power
 - Typical active current: 1.8 mA at f = 1 MHz
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 44-pin thin small outline package (TSOP) II package

Functional Description

The CY62157ESL is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an


automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (\overline{CE} HIGH or both \overline{BHE} and \overline{BLE} are HIGH). The input or output pins (I/O_0 through I/O_{15}) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), both the \overline{Byte} High Enable and the \overline{Byte} Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or during an active write operation (\overline{CE} LOW and \overline{WE} LOW).

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If \overline{Byte} Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_0 through I/O_7) is written into the location specified on the address pins (A_0 through A_{18}). If \overline{Byte} High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O_8 through I/O_{15}) is written into the location specified on the address pins (A_0 through A_{18}).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If \overline{Byte} Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appear on I/O_0 to I/O_7 . If \overline{Byte} High Enable (\overline{BHE}) is LOW, then data from memory appears on I/O_8 to I/O_{15} . See the [Truth Table on page 11](#) for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note [AN1064, SRAM System Guidelines](#).

Logic Block Diagram



Contents

Pin Configuration	3	Truth Table	11
Product Portfolio	3	Ordering Information	12
Maximum Ratings	4	Ordering Code Definitions	12
Operating Range	4	Package Diagram	13
Electrical Characteristics	4	Acronyms	13
Capacitance	5	Document History Page	14
Thermal Resistance	5	Sales, Solutions, and Legal Information	14
Data Retention Characteristics	6	Worldwide Sales and Design Support	14
Switching Characteristics	7	Products	14
Switching Waveforms	8	PSoC Solutions	14

Pin Configuration

Figure 1. 44-Pin TSOP II (Top View)

A ₄	1	44	A ₅
A ₃	2	43	A ₆
A ₂	3	42	A ₇
A ₁	4	41	OE
A ₀	5	40	BHE
CE	6	39	BLE
I/O ₀	7	38	I/O ₁₅
I/O ₁	8	37	I/O ₁₄
I/O ₂	9	36	I/O ₁₃
I/O ₃	10	35	I/O ₁₂
V _{CC}	11	34	V _{SS}
V _{SS}	12	33	V _{CC}
I/O ₄	13	32	I/O ₁₁
I/O ₅	14	31	I/O ₁₀
I/O ₆	15	30	I/O ₉
I/O ₇	16	29	I/O ₈
WE	17	28	A ₈
A ₁₈	18	27	A ₉
A ₁₇	19	26	A ₁₀
A ₁₆	20	25	A ₁₁
A ₁₅	21	24	A ₁₂
A ₁₄	22	23	A ₁₃

Product Portfolio

Product	Range	V _{CC} Range (V) ^[1]	Speed (ns)	Power Dissipation					
				Operating I _{CC} , (mA)				Standby, I _{SB2} (μA)	
				f = 1MHz		f = f _{max}			
				Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62157ESL	Industrial	2.2 V–3.6 V and 4.5 V–5.5 V	45	1.8	3	18	25	2	8

Notes

- Datasheet specifications are not guaranteed for V_{CC} in the range of 3.6 V to 4.5 V.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3V, and V_{CC} = 5V, T_A = 25 °C.

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature.....–65 °C to +150 °C

Ambient Temperature with

Power Applied–55 °C to +125 °C

Supply Voltage to Ground Potential–0.5 V to 6.0 V

DC Voltage Applied to Outputs
in High-Z State^[3, 4]–0.5 V to 6.0 V

DC Input Voltage^[3, 4]–0.5 V to 6.0 V

Output Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage >2001 V
(MIL-STD-883, Method 3015)

Latch up Current..... >200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[5]
CY62157ESL	Industrial	–40°C to +85°C	2.2 V–3.6 V, and 4.5 V–5.5 V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	45 ns			Unit
			Min	Typ ^[6]	Max	
V _{OH}	Output high voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OH} = –0.1 mA	2.0		V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OH} = –1.0 mA	2.4		
		4.5 ≤ V _{CC} ≤ 5.5	I _{OH} = –1.0 mA	2.4		
V _{OL}	Output low voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OL} = 0.1 mA		0.4	V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OL} = 2.1 mA		0.4	
		4.5 ≤ V _{CC} ≤ 5.5	I _{OL} = 2.1 mA		0.4	
V _{IH}	Input high voltage	2.2 ≤ V _{CC} ≤ 2.7		1.8	V _{CC} + 0.3	V
		2.7 ≤ V _{CC} ≤ 3.6		2.2	V _{CC} + 0.3	
		4.5 ≤ V _{CC} ≤ 5.5		2.2	V _{CC} + 0.5	
V _{IL}	Input low voltage	2.2 ≤ V _{CC} ≤ 2.7		–0.3	0.6	V
		2.7 ≤ V _{CC} ≤ 3.6		–0.3	0.8	
		4.5 ≤ V _{CC} ≤ 5.5		–0.5	0.8	
I _{IX}	Input leakage current	GND ≤ V _I ≤ V _{CC}	–1		+1	μA
I _{OZ}	Output leakage current	GND ≤ V _O ≤ V _{CC} , Output Disabled	–1		+1	μA
I _{CC}	V _{CC} operating supply current	f = f _{max} = 1/t _{RC}	V _{CC} = V _{CCmax}		18	mA
		f = 1 MHz	I _{OUT} = 0 mA, CMOS levels		1.8	
I _{SB1}	Automatic CE power down current — CMOS inputs	CE ≥ V _{CC} – 0.2 V, V _{IN} ≥ V _{CC} – 0.2 V or V _{IN} ≤ 0.2 V, f = f _{max} (address and data only), f = 0 (OE, BHE, BLE and WE), V _{CC} = V _{CC(max)}		2	8	μA
I _{SB2} ^[7]	Automatic CE power down current — CMOS inputs	CE ≥ V _{CC} – 0.2 V, V _{IN} ≥ V _{CC} – 0.2 V or V _{IN} ≤ 0.2 V, f = 0, V _{CC} = V _{CC(max)}		2	8	μA

Notes

- V_{IL} (min) = –2.0V for pulse durations less than 20 ns.
- V_{IH} (max) = V_{CC} + 0.75 V for pulse durations less than 20 ns.
- Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3V, and V_{CC} = 5V, T_A = 25 °C.
- Chip enable (CE) needs to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC(\text{typ})}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	TSOP II	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Still Air, soldered on a 3×4.5 inch, two-layer printed circuit board	77	$^\circ\text{C/W}$
Θ_{JC}	Thermal resistance (Junction to case)		13	$^\circ\text{C/W}$

Figure 2. AC Test Loads and Waveforms




Parameters	2.5 V	3.0 V	5.0 V	Unit
$R1$	16667	1103	1800	Ω
$R2$	15385	1554	990	Ω
R_{TH}	8000	645	639	Ω
V_{TH}	1.20	1.75	1.77	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[8]	Max	Unit
V_{DR}	V_{CC} for data retention		1.5			V
I_{CCDR}	Data retention current	$\overline{CE} \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	$V_{CC} = 1.5\text{ V}$	2	5	μA
			$V_{CC} = 2.0\text{ V}$	2	8	
$t_{CDR}^{[9]}$	Chip deselect to data retention time		0			ns
$t_R^{[10]}$	Operation recovery time		45			ns

Figure 3. Data Retention Waveform



Notes

8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = 3\text{V}$, and $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
9. Tested initially and after any design or process changes that may affect these parameters.
10. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(min)} \geq 100\text{ }\mu\text{s}$.
11. $\overline{BHE.BLE}$ is the AND of both \overline{BHE} and \overline{BLE} . Deselect the chip by either disabling chip enable signals or by disabling both \overline{BHE} and \overline{BLE} .

Switching Characteristics

Over the Operating Range ^[12]

Parameter	Description	45 ns		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read cycle time	45		ns
t _{AA}	Address to data valid		45	ns
t _{OHA}	Data hold from address change	10		ns
t _{ACE}	\overline{CE} LOW to data valid		45	ns
t _{DOE}	\overline{OE} LOW to data valid		22	ns
t _{LZOE}	\overline{OE} LOW to Low-Z ^[13]	5		ns
t _{HZOE}	\overline{OE} HIGH to High-Z ^[13, 14]		18	ns
t _{LZCE}	\overline{CE} LOW to Low-Z ^[13]	10		ns
t _{HZCE}	\overline{CE} HIGH to High-Z ^[13, 14]		18	ns
t _{PU}	\overline{CE} LOW to power up	0		ns
t _{PD}	\overline{CE} HIGH to power down		45	ns
t _{DBE}	$\overline{BLE}/\overline{BHE}$ LOW to data valid		45	ns
t _{LZBE}	$\overline{BLE}/\overline{BHE}$ LOW to Low-Z ^[13, 15]	5		ns
t _{HZBE}	$\overline{BLE}/\overline{BHE}$ HIGH to HIGH-Z ^[13, 14]		18	ns
Write Cycle ^[16]				
t _{WC}	Write cycle time	45		ns
t _{SCE}	\overline{CE} LOW to write end	35		ns
t _{AW}	Address setup to write end	35		ns
t _{HA}	Address hold from write end	0		ns
t _{SA}	Address setup to write start	0		ns
t _{PWE}	\overline{WE} pulse width	35		ns
t _{BW}	$\overline{BLE}/\overline{BHE}$ LOW to write end	35		ns
t _{SD}	Data setup to write end	25		ns
t _{HD}	Data hold from write end	0		ns
t _{HZWE}	\overline{WE} LOW to High-Z ^[13, 14]		18	ns
t _{LZWE}	\overline{WE} HIGH to Low-Z ^[13]	10		ns

Notes

12. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified IOL/IOH as shown in the [AC Test Loads and Waveforms on page 5](#).

13. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.

14. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

15. If both byte enables are toggled together, this value is 10 ns.

16. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

Switching Waveforms

Figure 4. Read Cycle No.1: Address Transition Controlled. [17, 18]







Figure 5. Read Cycle No. 2: \overline{OE} Controlled [18, 19]



Notes

17. The device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} , \overline{BHE} , \overline{BLE} , or both = V_{IL} .
18. \overline{WE} is HIGH for read cycle.
19. Address valid before or similar to \overline{CE} , \overline{BHE} , \overline{BLE} transition LOW.

Switching Waveforms (continued)
Figure 6. Write Cycle No 1: $\overline{\text{WE}}$ Controlled [20, 21, 22]

Figure 7. Write Cycle 2: $\overline{\text{CE}}$ Controlled [20, 21, 22]

Notes

20. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}} = V_{\text{IL}}$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

21. Data I/O is high impedance if $\overline{\text{OE}} = V_{\text{IH}}$.

22. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}} = V_{\text{IH}}$, the output remains in a high impedance state.

23. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 8. Write Cycle 3: \overline{WE} controlled, \overline{OE} LOW [24, 25, 26]





Figure 9. Write Cycle 4: $\overline{BHE}/\overline{BLE}$ Controlled, \overline{OE} LOW [24, 25, 26]



Notes

24. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
25. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
26. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
27. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}$	$\overline{\text{BLE}}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	High-Z	Deselect/power down	Standby (I_{SB})
$X^{[28]}$	X	X	H	H	High-Z	Deselect/power down	Standby (I_{SB})
L	H	L	L	L	Data Out (I/O_0 – I/O_{15})	Read	Active (I_{CC})
L	H	L	H	L	Data Out (I/O_0 – I/O_7); I/O_8 – I/O_{15} in High-Z	Read	Active (I_{CC})
L	H	L	L	H	Data Out (I/O_8 – I/O_{15}); I/O_0 – I/O_7 in High-Z	Read	Active (I_{CC})
L	H	H	L	L	High-Z	Output disabled	Active (I_{CC})
L	H	H	H	L	High-Z	Output disabled	Active (I_{CC})
L	H	H	L	H	High-Z	Output disabled	Active (I_{CC})
L	L	X	L	L	Data In (I/O_0 – I/O_{15})	Write	Active (I_{CC})
L	L	X	H	L	Data In (I/O_0 – I/O_7); I/O_8 – I/O_{15} in High-Z	Write	Active (I_{CC})
L	L	X	L	H	Data In (I/O_8 – I/O_{15}); I/O_0 – I/O_7 in High-Z	Write	Active (I_{CC})


Note

28. The 'X' (Don't care) state for the Chip enable in the truth table refers to the logic state (either HIGH or LOW). Intermediate voltage levels on this pin is not permitted.

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157ESL-45ZSXI	51-85087	44-pin thin small outline package type II (Pb-free)	Industrial

Ordering Code Definitions



Package Diagram

Figure 10. 44-Pin TSOP II, 51-85087



51-85087-°C

Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball grid array
TSOP	thin small outline package

Document History Page

Document Title: CY62157ESL MoBL® 8-Mbit (512K x 16) Static RAM Document Number: 001-43141				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	1875228	See ECN	VKN/AESA	New Data Sheet
*A	2943752	06/03/2010	VKN	Added Contents Added footnote for the ISB2 parameter in Electrical Characteristics Added footnote related to chip enable in Truth Table Updated Package Diagram Added Sales, Solutions, and Legal Information
*B	3109266	12/13/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions
 PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008–2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.