



HD74LS107A • Dual J-K Negative-edge-triggered Flip-Flops (with Clear)

■ BLOCK DIAGRAM (1/2)



■ PIN ARRANGEMENT



■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Clock frequency	f_{clock}	0	—	30	MHz
Pulse width	Clock High	20	—	—	ns
	Clear Low	25	—	—	ns
Setup time	"H" Data	20↓	—	—	ns
	"L" Data	20↓	—	—	ns
Hold time	t_h	0↓	—	—	ns

Note) ↓; The arrow indicates the falling edge.

■ FUNCTION TABLE

Inputs				Outputs	
Clear	Clock	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	Q_0	$\bar{Q}_0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	Q_0	$\bar{Q}_0$

Notes) H; high level, L; low level, X; irrelevant


↓; transition from high to low level

Q_0 ; level of Q before the indicated steady-state input conditions were established.

$\bar{Q}_0$; complement of Q_0 or level of $\bar{Q}$ before the indicated steady-state input conditions were established.

Toggle; each output changes to the complement of its previous level on each active transition indicated by ↓.

■ TIMING DEFINITION



Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

HD74LS107A

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ [*]	max	Unit
Input voltage	V_{IH}		2.0	—	—	V
	V_{IL}		—	—	0.8	V
	V_{OH}	$V_{CC} = 4.75\text{V}$, $V_{IH} = 2\text{V}$, $V_{IL} = 0.8\text{V}$, $I_{OH} = -400\mu\text{A}$	2.7	—	—	V
Output voltage	V_{OL}	$V_{CC} = 4.75\text{V}$, $V_{IH} = 2\text{V}$, $I_{OL} = 8\text{mA}$	—	—	0.5	V
		$V_{IL} = 0.8\text{V}$, $I_{OL} = 4\text{mA}$	—	—	0.4	V
	V_{OL}		—	—	0.4	V
Input current	J, K		—	—	20	μA
	Clear		—	—	60	μA
	Clock		—	—	80	μA
	J, K		—	—	-0.4	μA
	Clear		—	—	-0.8	μA
	Clock		—	—	-0.8	μA
	J, K		—	—	0.1	μA
	Clear		—	—	0.3	μA
	Clock		—	—	0.4	μA
Short-circuit output current	I_{OS}	$V_{CC} = 5.25\text{V}$	-20	—	-100	μA
Supply current **	I_{CC}	$V_{CC} = 5.25\text{V}$	—	4	6	μA
Input clamp voltage	V_{IK}	$V_{CC} = 4.75\text{V}$, $I_{IN} = -18\text{mA}$	—	—	-1.5	V

* $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$

** With all outputs open, I_{CC} is measured with the Q and $\bar{Q}$ outputs high in turn. At the time of measurement, the clock input is grounded.


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Maximum clock frequency	f_{max}				30	45	—	MHz
Propagation delay time	t_{PLH}	Clear	Q, $\bar{Q}$	$C_L = 15\text{pF}$, $R_L = 2\text{k}\Omega$	—	15	20	ns
	t_{PHL}	Clock	Q, $\bar{Q}$		—	15	20	ns

TESTING METHOD


1) Test Circuit

1.1) f_{max} , t_{PLH} , t_{PHL} (Clock $\rightarrow$ Q, $\bar{Q}$)




- Notes)
1. Test is put into the each flip-flop.
 2. All diodes are 1S2074 $\oplus$.
 3. C_L includes probe and jig capacitance.

Waveform




Note) Clock input pulse: $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 6\text{ns}$, $PRR = 1\text{MHz}$, duty cycle=50% and: for f_{max} , $t_{TLH} \sim t_{THL} \leq 2.5\text{ns}$.

1.2) t_{PHL} (Clear $\rightarrow$ Q), t_{PLH} (Clear $\rightarrow$ $\bar{Q}$)



- Notes)
1. Test is put into the each flip-flop.
 2. All diodes are 1S2074 $\oplus$.
 3. C_L includes probe and jig capacitance.



Note) Clear and clock input pulse: $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 6\text{ns}$, $PRR = 1\text{MHz}$