Thyristor logic level

BT169DW

GENERAL DESCRIPTION

Glass passivated, sensitive gate thyristor in a plastic envelope, suitable for surface mounting, intended for use in general purpose switching and phase control applications. This device is intended to be interfaced

phase control applications. This device is intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DRM} ,	Repetitive peak off-state voltages	400	V
VRRM I _{T(AV)} I _{T(RMS)} I _{TSM}	Average on-state current RMS on-state current Non-repetitive peak on-state current	0.6 1 8	A A A


PINNING - SOT223

PIN	DESCRIPTION		
1	cathode		
2	anode		
3	gate		
tab	anode		

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DRM} . V_{RRM}	Repetitive peak off-state voltages		-	400¹	V
I _{T(AV)} I _{T(RMS)} I _{TSM}	Average on-state current RMS on-state current Non-repetitive peak on-state current	half sine wave; $T_{sp} \le 112 ^{\circ}\text{C}$ all conduction angles half sine wave; $T_j = 125 ^{\circ}\text{C}$ prior to surge; with reapplied $V_{DRM(max)}$	-	0.63 1	A A
l²t dl _⊤ /dt	I ² t for fusing Repetitive rate of rise of on-state current after	t = 10 ms t = 8.3 ms t = 10 ms t = 10 ms $I_{TM} = 2 \text{ A}$; $I_G = 10 \text{ mA}$; $dI_G/dt = 100 \text{ mA/}\mu\text{s}$	- - - -	8 9 0.32 50	Α Α Α²s Α/μs
$\begin{matrix} I_{GM} \\ V_{GM} \\ V_{RGM} \\ P_{GM} \\ P_{G(AV)} \\ T_{stg} \\ T_{j} \end{matrix}$	triggering Peak gate current Peak gate voltage Peak reverse gate voltage Peak gate power Average gate power Storage temperature Operating junction temperature	over any 20 ms period	- - - - -40 -	1 5 5 2 0.1 150 125	0,0 % 0,0 %

February 1996 1 Rev 1.100

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 15 A/ μ s.

Philips Semiconductors Product specification

Thyristor logic level

BT169DW

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{th j-sp}	Thermal resistance junction to solder point		-	-	15	K/W
R _{th j-a}	Thermal resistance	pcb mounted, minimum footprint pcb mounted; pad area as in fig:14	-	156 70	-	K/W K/W

STATIC CHARACTERISTICS

 $T_i = 25$ °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\begin{bmatrix} I_{\text{GT}} \\ I_{\text{L}} \\ I_{\text{H}} \\ V_{\text{T}} \\ V_{\text{GT}} \end{bmatrix}$	Gate trigger current Latching current Holding current On-state voltage Gate trigger voltage	$\begin{array}{l} V_D=12~V;~I_T=10~mA;~gate~open~circuit\\ V_D=12~V;~I_{GT}=0.5~mA;~R_{GK}=1~k\Omega\\ V_D=12~V;~I_{GT}=0.5~mA;~R_{GK}=1~k\Omega\\ I_T=2~A\\ V_D=12~V;~I_T=10~mA;~gate~open~circuit\\ \end{array}$		50 2 2 1.35 0.5	200 6 5 1.5 0.8	μΑ mA MA V
I _D , I _R	Off-state leakage current	$ \begin{aligned} & V_D = V_{DRM(max)}; \ I_T = 10 \ mA; \ T_j = 125 \ ^\circ C; \\ & gate \ open \ circuit \\ & V_D = V_{DRM(max)}; \ V_R = V_{RRM(max)}; \ T_j = 125 \ ^\circ C; \\ & R_{GK} = 1 \ k\Omega \end{aligned} $	-	0.3	0.1	MA

DYNAMIC CHARACTERISTICS

T_i = 25 °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV _D /dt	Critical rate of rise of off-state voltage	V_{DM} =67% $V_{DRM(max)}$; T_j = 125 °C; exponential waveform; R_{GK} = 1k Ω	1	25	1	V/µs
t _{gt}	Gate controlled turn-on time	$I_{TM} = 2 \text{ A}; V_D = V_{DRM(max)}; I_G = 10 \text{ mA}; $ $dI_G/dt = 0.1 \text{ A/us}$	-	2	-	μs
t _q	Circuit commutated turn-off time	$V_{D} = 67\% \ V_{DRM(max)}; \ T_{j} = 125 \ ^{\circ}C; \ I_{TM} = 1.6 \ A; \ V_{R} = 35 \ V; \ dI_{TM}/dt = 30 \ A/\mu s; \ dV_{D}/dt = 2 \ V/\mu s; \ R_{GK} = 1 \ k\Omega$	-	100	-	μs

Thyristor logic level **BT169DW**




Fig.1. Maximum on-state dissipation, P_{tot}, versus average on-state current, $I_{T(AV)}$, where a = form factor = $I_{T(RMS)}$ / $I_{T(AV)}$.




Fig.4. Maximum permissible non-repetitive peak on-state current I_{TSM}, versus number of cycles, for sinusoidal currents, f = 50 Hz.




Fig.2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \le 10$ ms.




Fig.5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, f = 50 Hz; $T_{sp} \le 112^{\circ}\text{C}$.




Fig.3. Maximum permissible rms current $I_{T(RMS)}$, versus solder point temperature T_{sp} .





Fig.6. Normalised gate trigger voltage $V_{GT}(T_j)/V_{GT}(25^{\circ}C)$, versus junction temperature $T_{j^{\circ}}$

Thyristor logic level **BT169DW**






Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current $I_L(T_j)/I_L(25^{\circ}C)$, versus junction temperature T_j , $R_{GK}=1$ k Ω .




Fig.11. Transient thermal impedance $Z_{th i-sp}$, versus pulse width t_p .




Fig.9. Normalised holding current $I_H(T_j)/I_H(25^{\circ}C)$, versus junction temperature T_j , $R_{GK}=1$ k Ω .





Fig.12. Typical, critical rate of rise of off-state voltage, dV_D/dt versus junction temperature T_j.

Thyristor logic level

BT169DW

MOUNTING INSTRUCTIONS



PRINTED CIRCUIT BOARD





Fig.14. PCB for thermal resistance and power rating for SOT223.

PCB: FR4 epoxy glass (1.6 mm thick), copper laminate (35 µm thick).

Thyristor logic level

BT169DW

MECHANICAL DATA



- Notes
 1. For further information, refer to surface mounting instructions for SOT223 envelope.
 2. Epoxy meets UL94 V0 at 1/8".

Philips Semiconductors Product specification

Thyristor logic level

BT169DW

DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1996

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.