Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



7513 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7513 group is the 8-bit microcomputer based on the 740 family core technology.

The 7513 group has the LCD drive control circuit, the A-D/D-A converter, the UART, and the PWM as additional functions.

The various microcomputers in the 7513 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 7513 group, refer to the section on group expansion.

FEATURES

FEATURES	
●Basic machine-language instruction	ons71
●The minimum instruction executio	n time 0.5 μs
(at 8MHz oscillation frequency)
●Memory size	
ROM	32 K to 60 K bytes
RAM	1024 to 2048 bytes
● Programmable input/output ports	55
Output port	8
●Input port	
●Interrupts	17 sources, 16 vectors
	(includes key input interrupt)
●Timers	8-bit X 3, 16-bit X 2

● Serial I/O18-bit X 1 (UART or Clock-synchronized)
● Serial I/O28-bit X 1 (Clock-synchronized)
●PWM output 8-bit X 1
●A-D converter
● D-A converter 8-bit X 2 channels
●LCD drive control circuit
Bias
Duty
Common output
Segment output
●2 Clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
●Watchdog timer14-bit X 1
●Power source voltage
●Power dissipation
In high-speed mode40 mW
(at 8 MHz oscillation frequency, at 5 V power source voltage)
In low-speed mode
(at 32 kHz oscillation frequency, at 3 V power source voltage)
●Operating temperature range – 20 to 85°C

APPLICATIONS

Camera, Wireless phone, etc.




Fig. 1 M37513EFFS pin configuration






Fig. 2 M37513M8-XXXGP/M37513M8-XXXHP pin configuration




Fig. 3 Functional block diagram



PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function	Function except a port function				
Vcc, Vss	Power source	•Apply voltage of 2.2 V to 5.5 V to Vcc, and 0 V to Vss.	runction except a port function				
VREF		117					
VKEF	Analog refer- ence voltage	Reference voltage input pin for A-D converter and D-A converter.					
AVss	Analog power	•GND input pin for A-D converter and D-A converter.					
	source	•Connect to Vss.					
RESET	Reset input	•Reset input pin for active "L".					
XIN	Clock input	•Input and output pins for the main clock generating circuit.					
		•Connect a ceramic resonator or a quartz-crystal oscillator	between the XIN and XOUT pins to set				
Хоит	Clock output	the oscillation frequency.					
	-	•If an external clock is used, connect the clock source to th	e XIN pin and leave the XOUT pin open.				
VL1-VL3	LCD power	•Input 0 ≤ VL1 ≤ VL2 ≤ VL3 ≤ VCC voltage.					
	source	•Input 0 – VL3 voltage to LCD.					
C1, C2	Charge-pump capacitor pin	•External capacitor pins for a voltage multiplier (3 times) of	LCD contorl.				
COM ₀ –COM ₃	Common output	•LCD common output pins.					
	•	•COM2 and COM3 are not used at 1/2 duty ratio.					
		•COM3 is not used at 1/3 duty ratio.					
SEG0-SEG17	Segment output	•LCD segment output pins.					
P00/SEG26- I/O port P0		•8-bit I/O port.	•LCD segment output pins				
P07/SEG33	·	CMOS compatible input level.					
		CMOS 3-state output structure.					
		•Pull-up control is enabled.					
		•I/O direction register allows each 8-bit pin to be pro-					
		grammed as either input or output.					
P10/SEG34-	I/O port P1	•6-bit I/O port with same function as port P0.					
P15/SEG39		CMOS compatible input level.					
		•CMOS 3-state output structure.					
		•Pull-up control is enabled.					
		•I/O direction register allows each 6-bit pin to be programmed as either input or output.					
P16, P17		•2-bit I/O port.					
		•CMOS compatible input level.					
		CMOS 3-state output structure.					
		•I/O direction register allows each pin to be individually pro	grammed as either input or output.				
		Pull-up control is enabled.	I				
P20 – P27	I/O port P2	•8-bit I/O port with same function as P16 and P17.	•Key input (key-on wake-up) interrup				
		•CMOS compatible input level.	input pins				
		•CMOS 3-state output structure.					
		Pull-up control is enabled.					
P30/SEG18 -	Output port P3	•8-bit output port with same function as port P0.	•LCD segment output pins				
P37/SEG25		CMOS 3-state output structure.					
		Port output control is enabled.					



Table 2 Pin description (2)

Pin	Name	Function	Function except a port function
P40/ADT	I/O port P4	•1-bit I/O port with same function as P16 and P17.	•A-D trigger input pin
		•CMOS compatible input level.	•Interrupt input pin
		N-channel open-drain output structure.	
P41/INT1,		•7-bit I/O port with same function as P16 and P17.	•Interrupt input pins
P42/INT2		•CMOS compatible input level.	
P43/ø/Tout		•CMOS 3-state output structure.	• o clock output pin
,		•Pull-up control is enabled.	•Timer 2 output pin
P44/RxD,			•Serial I/O1 I/O pins
P45/TxD,			
P46/ <u>SCLK1</u> , P47/SRDY1			
P50/PWM0,	I/O port P5	•8-bit I/O port with same function as P16 and P17.	•PWM function pins
P51/PWM1		•CMOS compatible input level.	
P52/RTP0,		•CMOS 3-state output structure.	•Real time port function pins
P53/RTP1		•Pull-up control is enabled.	
P54/CNTR ₀ ,			•Timer X, Y function pins
P55/CNTR1			1 Timer X, 1 Tanonom pino
P56/DA1,			•D-A conversion output pins
P57/DA2			-D-A conversion output pins
P60/AN0/SIN2,	I/O port P6	•8-bit I/O port with same function as P16 and P17.	•A-D conversion input pins
P61/AN1/Sout2,		•CMOS compatible input level.	•Serial I/O2 I/O pins
P62/AN2/SCLK21, P63/AN3/SCLK22		CMOS 3-state output structure.	
. 00// 11 10/ 002/122		•Pull-up control is enabled.	
P64/AN4-			•A-D conversion input pins
P67/AN7			
P70/INT0	Input port P7	•1-bit I/O port.	•Interrupt input pin
		•CMOS compatible input level.	
P71–P77	I/O port P7	•7-bit I/O port with same function as P16 and P17.	•
		•CMOS compatible input level.	
		•N-channel open-drain output structure.	
Хсоит	Sub-clock output	•Sub-clock generating circuit I/O pins.	
Xcin	Sub-clock input	(Connect a resonator. External clock cannot be used.)	



PART NUMBERING




Fig. 4 Part numbering

GROUP EXPANSION

Mitsubishi plans to expand the 7513 group as follows:

Memory Type

Support for Mask ROM, One Time PROM, and EPROM versions

Memory Size

ROM/PROM size	32 K	to	60 K bytes
RAM size	1024	to	2048 bytes

Package

100PFB-A	0.4 mm-pitch plastic molded TQFP
100P6Q-A	0.5 mm-pitch plastic molded LQFP
100D0	Window type ceramic LCC (EPROM version)




Fig. 5 Memory expansion plan

Currently supported products are listed below.

Table 3 List of supported products

As of Nov. 2000

Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M37513M8-XXXHP	32768	1024	100PFB-A	Mask ROM version
M37513M8-XXXGP	(32638)	1024	100P6Q-A	Mask ROM version
M37513EFHP			100PFB-A	One Time PROM version (blank)
M37513EFGP	61440 (61310)	2048	100P6Q-A	One Time PROM version (blank)
M37513EFFS	(01310)		100D0	EPROM version



FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 7513 group uses the standard 740 Family instruction set. Refer to the table of 740 Series addressing modes and machine instructions or the 740 Series Software Manual for details on the instruction set.

Machine-resident 740 Series instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 6 740 Family CPU register structure






Fig. 7 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

•Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

•Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

•Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

•Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

•Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

•Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

•Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

•Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	- 6	SEI	SED	_	SET	_	_
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	-



[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.

The CPU mode register is allocated at address 003B16.




Fig. 8 Structure of CPU mode register



MEMORY Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 9 Memory map diagram



00004	Port P0 (P0)	1 0020:-	Timer X (low) (TXL)
		1	Timer X (high) (TXH)
	Port Pd (Pd)		Timer Y (low) (TYL)
	Port P1 (P1)	!	Timer Y (high) (TYH)
	Port P1 output control register (P1D) Port P2 (P2)	!	
		ļ	Timer 1 (T1) Timer 2 (T2)
	Port P2 direction register (P2D) Port P3 (P3)	ļ	Timer 3 (T3)
		l	Timer X mode register (TXM)
	Port P3 output control register (P3C)	l	Timer Y mode register (TYM)
	Port P4 (P4)		Timer 123 mode register (T123M)
	Port P4 direction register (P4D) Port P5 (P5)	!	Tout/\(\phi\) output control register (CKOUT)
	Port P5 (P5) Port P5 direction register (P5D)	!	PWM control register (PWMCON)
	Port P6 (P6)	Į.	PWM prescaler (PREPWM)
	Port P6 direction register (P6D)		PWM register (PWM)
	Port P7 (P7)	002D16 002E16	r www register (r www)
	Port P7 (P7) Port P7 direction register (P7D)	002E16	
001016		003016	
001116		!	A-D control register (ADCON)
001216		ļ	A-D conversion register (low-order) (ADL)
001316		1	A-D conversion register (high-order) (ADH)
001416		l .	D-A1 conversion register (DA1)
	Key input control register (KIC)	!	D-A2 conversion register (DA2)
	PULL register A (PULLA)	ļ	D-A control register (DACON)
	PULL register B (PULLB)	Į.	Watchdog timer control register (WDTCON)
	Transmit/Receive buffer register(TB/RB)	_4000	Segment output enable register (SEG)
	Serial I/O1 status register (SIO1STS)		LCD mode register (LM)
	Serial I/O1 control register (SIO1CON)	ATTA - TO 100	Interrupt edge selection register (INTEDGE)
	UART control register (UARTCON)		CPU mode register (CPUM)
	Baud rate generator (BRG)		Interrupt request register 1 (IREQ1)
	Serial I/O2 control register (SIO2CON)		Interrupt request register 2 (IREQ2)
	Reserved area		Interrupt control register 1 (ICON1)
	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2 (ICON2)
		•	

Fig. 10 Memory map of special function register (SFR)



I/O PORTS Direction Registers

The I/O ports have direction registers which determine the input/output direction of each individual pin. (P00–P07 and P10–P15 use bit 0 of port P0, P1 direction registers respectively.)

When "1" is written to that bit, that pin becomes an output pin. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating and the value of that pin can be read. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Port P3 Output Control Register

Bit 0 of the port P3 output control register (address 000716) enables control of the output of ports P30 to P37.

When the bit is set to "1", the port output function is valid.

When resetting, bit 0 of the port P3 output control register is set to "0" (the port output function is invalid) and ports P3o to P37 are pulled up.

Pull-up Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P1, P2, P4 to P6 can control pull-up with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.

The PULL register A setting is invalid for pins set to segment output on the segment output enable register.




Fig. 11 Structure of PULL register A and PULL register B



Table 6 List of I/O port function (1)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P00/SEG26- P07/SEG33	Port P0	Input/output, byte unit	CMOS compatible input level CMOS 3-state output	LCD segment output	Segment output enable register	(1)
P10/SEG34-	Port P1	Input/output,	CMOS compatible	LCD segment output	PULL register A	(3)
P15/SEG39		6-bit unit	input level CMOS 3-state output		Segment output enable register	(4)
P16 , P17		Input/output, individual bits	CMOS compatible input level CMOS 3-state output		PULL register A	(6)
P20-P27	Port P2	Input/output,	CMOS compatible	Key input (key-on	PULL register A	(6)
		individual bits	input level	wake-up) interrupt input	Interrupt control register2	
			CMOS 3-state output	Input	Key input control register	
P30/SEG18- P37/SEG25	Port P3	Output	CMOS 3-state output	LCD segment output	Segment output enable register	(5)
				_0	P3 output enable register	
P40/ADT	Port P4	Input/output,	CMOS compatible	A-D trigger input	A-D control register	(15)
		individual bits	input level	External interrupt input	Interrupt edge selection	
			N-channel open-drain output		register	
P41/INT1,			CMOS compatible	External interrupt input	PULL register B	(6)
P42/INT2			input level CMOS 3-state output		Interrupt edge selection register	
P43/ø/Tout				Timer output	PULL register B	(14)
				φ output	Timer 123 mode register	
					Tout/φ output control register	
P44/RxD,			20	Serial I/O1 function I/O	PULL register B	(7)
P45/TxD, P46/Sclk1,					Serial I/O1 control register	(8)
P47/SRDY1					Serial I/O1 status register	(9)
					UART control register	(10)
P50/PWM0, P51/PWM1	Port P5	Input/output, individual bits	CMOS compatible input level	PWM output	PULL register B	(12)
		ilidividual bits	CMOS 3-state output		PWM control register	
P52/RTP0, P53/RTP1			Owoo o state output	Real time port function output	PULL register B	(11)
F J3/KTFT				Tunction output	Timer X mode register	
P54/CNTR0				Timer X function I/O	PULL register B	(13)
/o. :					Timer X mode register	
P55/CNTR1				Timer Y function input	PULL register B	(16)
					Timer Y mode register	<u> </u>
P56/DA1				DA1 output A-D VREF input	PULL register B	(17)
				A-D VKEF IIIput	D-A control register	
D5 (D)				D	A-D control register	(4=)
P57/DA2				DA2 output	PULL register B	(17)
					D-A control register	



Table 7 List of I/O port function (2)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P60/SIN2/AN0	Port P6	Input/ output, individual	CMOS compatible input level CMOS 3-state output	A-D conversion input Serial I/O2 function I/O	A-D control register Serial I/O2 control register	(19)
P61/SOUT2/ AN1		bits	Civios 3-state output		register	(20)
P62/SCLK21/ AN2						(21)
P63/SCLK22 / AN3						(22)
P64/AN4- P67/AN7				A-D conversion input	A-D control register	(18)
P7o/INTo	Port P7	Input	CMOS compatible input level	External interrupt input	Interrupt edge selection register	(25)
P71–P77		Input/ output, individual bits	CMOS compatible input level N-channel open-drain output	~60	•	(15)
СОМо-СОМз	Common	Output	LCD common output	~	LCD mode register	(23)
SEG0-SEG17	Segment	Output	LCD segment output			(24)

Notes1: How to use double-function ports as function I/O ports, refer to the applicable sections.



^{2:} Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow Vcc to Vss through the input-stage gate.




Fig. 12 Port block diagram (1)




Fig. 13 Port block diagram (2)




Fig. 14 Port block diagram (3)




Fig. 15 Port block diagram (4)

INTERRUPTS

Interrupts occur by seventeen sources: seven external, nine internal, and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt has both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time, the interrupt with highest priority is accepted first.

Interrupt Operation

Upon acceptance of an interrupt the following operations are automatically performed:

- The contents of the program counter and processor status register are automatically pushed onto the stack.
- 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

■Notes

When setting the followings, the interrupt request bit may be set to "1"

•When setting external interrupt active edge

Related register: Interrupt edge selection register (address 3A₁₆)

Timer X mode register (address 2716)

Timer Y mode register (address 2816)

 When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated Related register: A-D control register (address 003116)

Table 8 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks
		High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT ₀	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
INT1	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Serial I/O1 reception	4	FFF716	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF516	FFF416	At completion of serial I/O1 transmit shift or when transmission buffer is empty	Valid when serial I/O1 is selected
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
CNTR ₀	10	FFEB16	FFEA16	At detection of either rising or falling edge of CNTRo input	External interrupt (active edge selectable)
CNTR ₁	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Timer 1	12	FFE716	FFE616	At timer 1 underflow	
INT2	13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
Serial I/O2	14	FFE316	FFE216	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
Key input (Key-on wake-up)	15	FFE116	FFE016	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (valid at falling)
ADT	16	FFDF16	FFDE16	At either rising or falling edge of ADT input	External interrupt (Valid when ADT interrupt is selected
A-D conversion				At completion of A-D conversion	Valid when A-D interrupt is selected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.



When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- ① Set the corresponding interrupt enable bit to "0" (disabled).
- ② Set the interrupt edge selection bit (active edge switch bit) or the interrupt source selection bit to "1".
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- 4 Set the corresponding interrupt enable bit to "1" (enabled).




Fig. 16 Interrupt control




Fig. 17 Structure of interrupt-related registers



Key Input Interrupt (Key-on wake-up)

A Key-on wake up interrupt request is generated by applying a falling edge to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from

"1" to "0". An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.




Fig. 18 Connection example when using key input interrupt and port P2 block diagram



TIMERS

The 7513 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit cor-

responding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 19 Timer block diagram



Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

(1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

(2) Pulse Output Mode

Each time the timer underflows, a signal output from the CNTR0 pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR0 pin to input.

(3) Event Counter Mode

The timer counts signals input through the CNTRo pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTRo pin to input.

(4) Pulse Width Measurement Mode

The count source is f(XIN)/16 (or f(XCIN)/16 in low-speed mode). If CNTRo active edge switch bit is "0", the timer counts while the input signal of CNTRo pin is at "H". If it is "1", the timer counts while the input signal of CNTRo pin is at "L". When using a timer in this mode, set the port shared with tha CNTRo pin to input.

●Timer X write control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

■Notes on CNTR₀ interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.

●Real time port control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, if the real time port control bit is changed from "0" to "1", data are output without the timer X.) When the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X.

Before using this function, set the corresponding port direction registers to output mode.




Fig. 20 Structure of timer X mode register

Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

(1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

(2) Period Measurement Mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

(3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

(4) Pulse Width HL Continuously Measurement Mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

■Notes on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 21 Structure of timer Y mode register

Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

●Timer 2 write control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

●Timer 2 output control

When the timer 2 (TOUT) is output enabled, an inversion signal from the TOUT pin is output each time timer 2 underflows. In this case, set the port shared with the TOUT pin to the output.

■Notes on timer 1 to timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 22 Structure of timer 123 mode register



SERIAL I/O Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 can be selected by setting the mode selection bit of the serial I/O1 control register to "1".

For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer registers.




Fig. 23 Block diagram of clock synchronous serial I/O1




Fig. 24 Operation of clock synchronous serial I/O1 function



(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 25 Block diagram of UART serial I/O1




Fig. 26 Operation of UART serial I/O1 function



[Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

[Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE. Writing "0" to the serial I/O1 enable bit (SIOE) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

[UART Control Register (UARTCON)]001B16

This is a 5 bit register containing four control bits, which are valid when UART is selected and set the data format of an data receiver/transfer, and one control bit, which is always valid and sets the output structure of the P4s/TxD pin.

[Baud Rate Generator(BRG)] 001616

The baud rate generator determines the baud rate for serial transfor

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

■ Notes

When setting the transmit enable bit to "1", the serial I/O1 transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ① Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
- 2 Set the transmit enable bit to "1".
- ③ Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- 4 Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).






Fig. 27 Structure of serial I/O1 control registers

Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

When an internal clock is selected as the synchronous clock of the serial I/O2, either P62 or P63 can be selected as an output pin of the synchronous clock. In this case, the pin that is not selected as an output pin of the synchronous clock functions as a port.

[Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains 8 bits which control various serial I/O2 functions.




Fig. 28 Structure of serial I/O2 control register




Fig. 29 Block diagram of serial I/O2 function






Fig. 30 Timing of serial I/O2 function



PULSE WIDTH MODULATION (PWM)

The 7513 group has a PWM function with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2.

Data Setting

The PWM output pin also functions as ports P50 and P51. Set the PWM period by the PWM prescaler, and set the period during which the output pulse is an "H" by the PWM register.

If PWM count source is f(XIN) and the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255):

PWM period = 255 \times (n+1)/f(XIN) = 51 \times (n+1) μ s (when f(XIN) = 5 MHz) Output pulse "H" period = PWM period \times m/255 = 0.2 \times (n+1) \times m μ s (when f(XIN) = 5 MHz)

PWM Operation

When at least either bit 1 (PWMo output enable bit) or bit 2 (PWM1 output enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H". When one PWM output is enabled and that the other PWM output is enabled, PWM output which is enabled to output later starts pulse output from halfway.

When the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.




Fig. 31 Timing of PWM cycle




Fig. 32 Block diagram of PWM function




Fig. 33 Structure of PWM control register




Fig. 34 PWM output timing when PWM register or PWM prescaler is changed



A-D CONVERTER [A-D Conversion Registers (ADL, ADH)] 003216, 003316

The A-D conversion registers are read-only registers that contain the result of an A-D conversion. During A-D conversion, do not read these registers.

[A-D Control Register (ADCON)] 003116

The A-D control register controls the A-D conversion process. Bits 0 to 2 are analog input pin selection bits. Bit 3 is an A-D conversion completion bit and "0" during A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion. Bit 4 controls the transistor which breaks the through current of the resistor ladder. When bit 5, which is the AD external trigger valid bit, is set to "1", A-D conversion is started even by a rising edge or falling edge of an ADT input. Set ports which share with ADT pin to input when using an A-D external trigger.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVSS and VREF, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports P67/AN7–P60/AN0, and inputs it to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to at least 500 kHz during A-D conversion.

Use a clock divided the main clock X_{IN} as the internal clock φ.




Fig. 35 Structure of A-D control register




Fig. 36 A-D converter block diagram



D-A CONVERTER

The 7513 group has an on-chip D-A converter with 8-bit resolution and 2 channels (DAi (i=1, 2)). The D-A converter is performed by setting the value in the D-A conversion register. The result of D-A converter is output from DAi pin. When using the D-A converter, the corresponding port direction register bit (P56/DA1, P57/DA2) should be set to "0" (input status).

The output analog voltage V is determined by the value n (base 10) in the D-A conversion register as follows:

V=VREF X n/256 (n=0 to 255) Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", the DAi output enable bits are cleared to "0", and DAi pin goes to high impedance state. The DA output is not buffered, so connect an external buffer when driving a low-impedance load.




Fig. 37 Structure of D-A control register




Fig. 38 Block diagram of D-A converter




Fig. 39 A-D converter, D-A converter block diagram



LCD DRIVE CONTROL CIRCUIT

The 7513 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- ●LCD mode register
- Voltage multiplier
- Selector
- Timing controller
- ●Common driver
- Segment driver
- Bias control circuit

A maximum of 40 segment output pins and 4 common output pins can be used.

Up to 160 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 9 Maximum number of display pixels at each duty ratio

	Duty ratio	Maximum number of display pixel
	2	80 dots
	2	or 8 segment LCD 10 digits
	2	120 dots
	3	or 8 segment LCD 15 digits
	4	160 dots
1	4	or 8 segment LCD 20 digits




Fig. 40 Structure of LCD mode register






Fig. 41 Block diagram of LCD controller/driver

Voltage Multiplier (3 Times)

The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1. (However, when using a 1/2 bias, connect VL1 and VL2 and apply voltage by external resistor division.)

Set each bit of the segment output enable register and the LCD mode register in the following order for operating the voltage multiplier.

- 1. Set the segment output enable bits (bits 0 to 5) of the segment output enable register to "0" or "1."
- 2. Set the duty ratio selection bits (bits 0 and 1), the bias control bit (bit 2), the LCD circuit divider division ratio selection bits (bits 5 and 6), and the LCDCK count source selection bit (bit 7) of the LCD mode register to "0" or "1."
- 3. Set the LCD output enable bit (bit 6) of the segment output enable register to "1."
- Set the voltage multiplier control bit (bit 4) of the LCD mode register to "1."

When voltage is input to the VL1 pin during operating the voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large as VL1 occurs at the VL3 pin.

When using the voltage multiplier, apply 1.3 V \leq Voltage \leq 2.3 V to the VL1 pin.

When not using the voltage multiplier, apply proper voltage to the LCD power input pins (VL1-VL3). Then set the LCD output enable bit to "1."

When the LCD output enable bit is set to "0," the Vcc voltage is applied to the VL3 pin inside of this microcomputer.

The voltage multiplier control bit (bit 4 of the LCD mode register) controls the voltage multiplier.

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage shown in Table 10 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 10 Bias control and applied voltage to VL1-VL3

Bias value	Voltage value
	VL3=VLCD
1/3 bias	VL2=2/3 VLCD
	VL1=1/3 VLCD
4/0.1:	VL3=VLCD
1/2 bias	VL2=VL1=1/2 VLCD

Note: VLCD is the maximum value of supplied voltage for the LCD panel.




Fig. 42 Example of circuit at each bias



Common Pin and Duty Ratio Control

The common pins (COM0-COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

When releasing from reset, the VCC (VL3) voltage is output from the common pins.

Table 11 Duty ratio control and common pins used

Duty	Duty ratio selection bit		Common pins used
ratio	Bit 1	Bit 0	Common pins used
2	0	1	COM ₀ , COM ₁ (Note 1)
3	1	0	COM0-COM2 (Note 2)
4	1	1	COM0-COM3

Notes1: COM2 and COM3 are open.

2: COM3 is open.

Segment Signal Output Pin

Segment signal output pins are classified into the segment-only pins (SEG0-SEG17), the segment/output port pins (SEG18-SEG25), and the segment/I/O port pins (SEG26-SEG39).

Segment signals are output according to the bit data of the LCD RAM corresponding to the duty ratio. After reset release, a Vcc (=VL3) voltage is output to the segment-only pins and the seg-

ment/output port pins are the high impedance condition. The segment/I/O port pins(SEG26–SEG33). are set to input ports, and the high impedance condition. The segment/I/O port pins(SEG34–SEG39). are set to input ports, and VCC (=VL3) is applied to them by pull-up resistor.

LCD Display RAM

Address 004016 to 005316 is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

Frame frequency =
$$\frac{f(LCDCK)}{(duty ratio)}$$

			400		*				
Bit address	7	6	5	4	3	2	1	0	
004016		SEG1				SE	G ₀		
004116		SEC	3 3			SE	G2		
004216		SEC	3 5			SE	EG4		
004316	1	SEC	3 7			SE	EG6		
004416	8	SEC	G 9			SE	EG8		
004516		SEC	G ₁₁			SE	G 10		
004616		SEC	G 13			SE	G12		
004716		SEC	G 15		SEG14				
004816		SEC	G 17		SEG16				
004916		SEC	G 19		SEG18				
004A16		SEC	G21		SEG20				
004B16		SEC	G23		SEG22				
004C16		SEC	G25		SEG24				
004D16		SEC	3 27		SEG26				
004E16		SEC	G29		SEG28				
004F16		SEC	G31		SEG30				
005016		SEC	3 33			SE	G32		
005116		SEG35			SEG34				
005216		SEG37			SEG36				
005316		SEC	G 39		SEG38				
	СОМз	COM ₂	COM ₁	COM ₀	СОМз	COM ₂	COM ₁	COM	

Fig. 43 LCD display RAM map



7513 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 44 LCD drive waveform (1/2 bias)



7513 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 45 LCD drive waveform (1/3 bias)



WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software runaway).

The watchdog timer consists of an 8-bit watchdog timer L and a 6-bit watchdog timer H. At reset or writing to the watchdog timer control register (address 003716), the watchdog timer is set to "3FFF16." When any data is not written to the watchdog timer control register (address 003716) after reset, the watchdog timer is in stop state. The watchdog timer starts to count down from "3FFF16" by writing an optional value into the watchdog timer control register (address 003716) and an internal reset occurs at an underflow. Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 003716) may be started before an underflow. The watchdog timer does not function when an optional value has not been written to the watchdog timer control register (address 003716). When address 003716 is read, the following values are read:

- value of high-order 6-bit counter
- •value of STP instruction disable bit
- •value of count source selection bit.

When bit 6 of the watchdog timer control register (address 003716) is set to "0," the STP instruction is valid. The STP instruction is disabled by rewriting this bit to "1." At this time, if the STP instruction is executed, it is processed as an undefined instruction, so that a reset occurs inside.

This bit cannot be rewritten to "0" by programming. This bit is "0" immediately after reset.

The count source of the watchdog timer becomes the system clock ϕ divided by 8. The detection time in this case is set to 8.19 s at f(Xcin) = 32 kHz and 65.536 ms at f(Xin) = 4 MHz.

However, count source of high-order 6-bit timer can be connected to a signal divided system clock by 8 directly by writing the bit 7 of the watchdog timer control register (address 003716) to "1." The detection time in this case is set to 32 ms at f(XCIN) = 32 kHz and 256 μ s at f(XIN) = 4 MHz. There is no difference in the detection time between the middle-speed mode and the high-speed mode.




Fig. 46 Block diagram of watchdog timer




Fig. 47 Structure of watchdog timer control register




Fig. 48 Timing of reset output



The internal system clock ϕ or timer 2 divided by 2 (TouT output) can be output from port P43 by setting the TouT/ ϕ output control bit (bit 1) of the timer 123 mode register and the TouT/ ϕ output control register. Set bit 3 of the port P4 direction register to "1" when outputting the clock.




Fig. 49 Structure of Tout/f output-related register

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 µs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between Vcc(min.) and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc for Vcc of Vcc (min.).




Fig. 50 Reset Circuit Example




Fig. 51 Reset Sequence

7513 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Port P0 direction register	000116	0016	(28)	A-D control register	003116	0816
(2) Port P1 direction register	000316	0016	(29)	A-D conversion register	003216	XX16
(3) Port P2 direction register	000516	0016	(30)	(low-order) A-D conversion register	003316	XX16
(4) Port P3 output control register	000716	0016	(31)	(high-order) D-A1 conversion register	003416	0016
(5) Port P4 direction register	000916	0016	(32)	D-A2 conversion register	003516	0016
(6) Port P5 direction register	000B ₁₆	0016	(33)	D-A control register	003616	0016
(7) Port P6 direction register	000D16	0016	(34)	Watchdog timer control registe	er 0037 ₁₆	001111111
(8) Port P7 direction register	000F16	0016	(35)	Segment output enable registe	er 003816	0016
(9) Key input control register	001516	0016	(36)	LCD mode register	003916	0016
(10) PULL register A	001616	3F16	(37)	Interrupt edge selection regist	er 003A16	0016
(11) PULL register B	001716	0016	(38)	CPU mode register	003B ₁₆	01001000
(12) Serial I/O1 status register	001916	1000000000	(39)	Interrupt request register 1	003C ₁₆	0016
(13) Serial I/O1 control register	001A ₁₆	0016	(40)	Interrupt request register 2	003D ₁₆	0016
(14) UART control register	001B ₁₆	1 1 1 0 0 0 0 0	(41)	Interrupt control register 1	003E ₁₆	0016
(15) Serial I/O2 control register	001D ₁₆	0016	(42)	Interrupt control register 2	003F ₁₆	0016
(16) Timer X (low-order)	002016	FF16	(43)	Processor status register	(PS)	x x x x x x 1 x x
(17) Timer X (high-order)	002116	FF16	(44)	Program counter	(РСн)	Contents of address FFFD 16
(18) Timer Y (low-order)	002216	FF16			(PCL)	Contents of address FFFC 16
(19) Timer Y (high-order)	002316	FF16	(45)	Watchdog timer (high-order)		3F16
(20) Timer 1	002416	FF ₁₆	(46)	Watchdog timer (low-order)		FF16
(21) Timer 2	002516	0116				
(22) Timer 3	002616	FF16				
(23) Timer X mode register	002716	0016				
(24) Timer Y mode register	002816	0016				
(25) Timer 123 mode register	002916	0016				
(26) Τουτ/φ output control register	002A ₁₆	0016				
(27) PWM control register	002B ₁₆	0016				
Note: The contents of all other	er register an	d RAM are undefin	ed after res	et, so they must be initialized b	v software	

Fig. 52 Initial status at reset

CLOCK GENERATING CIRCUIT

The 7513 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins go to high impedance state.

Frequency Control (1) Middle-speed Mode

The internal clock ϕ is the frequency of XIN divided by 8. After reset, this mode is selected.

(2) High-speed Mode

The internal clock ϕ is half the frequency of XIN.

(3) Low-speed Mode

- ●The internal clock ϕ is half the frequency of Xcin.
- A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".

When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

Note: If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN)>3f(XCIN).

Oscillation Control (1) Stop Mode

If the STP instruction is executed, the internal clock φ stops at an "H" level, and XIN and XCIN oscillators stop. The value set to the timer latch 1 and the timer latch 2 is loaded automatically to the timer 1 and the timer 2. Thus, a value generated time for stabilizing oscillation should be set to the timer 1 latch and the timer 2 latch (low-order 8 bits for the timer 1, high-order 8 bits for the timer 2) before executing the STP instruction.

Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits of the timer 123 mode register except bit 4 are cleared to "0," Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. This allows timer for the clock circuit oscillation to stabilize.

(2) Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 53 Ceramic resonator circuit




Fig. 54 External clock input circuit






Fig. 55 Clock generating circuit block diagram




Fig. 56 State transitions of system clock

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1".

Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed.

In serial I/O2, the SOUT2 pin goes to high impedance state after transmission is completed.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that f(XIN) is at least 500 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock φ is half of the XIN frequency.



DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies) or in one floppy disk

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 12 Special programming adapter

Package	Name of Programming Adapter
100PFB-A	PCA4738H-100A
100P6Q-A	PCA4738G-100A
100D0	PCA4738L-100A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 57 is recommended to verify programming.




Fig. 57 Programming and testing of One Time PROM version

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Table 13 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P41–P47, P50–P57, P60–P67		-0.3 to Vcc +0.3	V
Vı	Input voltage P40, P71-P77		-0.3 to 7.0	V
Vı	Input voltage P70		-0.3 to Vcc +0.3	V
Vı	Input voltage VL1	All voltages are based on Vss.	-0.3 to VL2	V
Vı	Input voltage VL2	Output transistors are cut off.	VL1 to VL3	V
Vı	Input voltage VL3		VL2 to 7.0	V
Vı	Input voltage C1, C2		-0.3 to 7.0	V
Vı	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage C1, C2		-0.3 to 7.0	V
Vo	Output voltage P00-P07, P10-P15, P30-P37	At output port	-0.3 to Vcc	V
VO	Output voltage F00=F07, F10=F15, F30=F37	At segment output	−0.3 to VL3	V
Vo	Output voltage P16, P17, P20–P27, P41–P47, P50–P57, P60–P67	70	-0.3 to Vcc +0.3	V
Vo	Output voltage P40, P71-P77		-0.3 to 7.0	V
Vo	Output voltage VL3, SEG0-SEG17,COM0-COM3		-0.3 to 7.0	V
Vo	Output voltage VL2		-0.3 to VL3	V
Vo	Output voltage XouT		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg			-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS

Table 14 Recommended operating conditions (Vcc = 2.2 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Coursells al	Parameter			Limits			
Symbol			Min.	Тур.	Max.	Unit	
		High-speed mode f(XIN) = 8 MHz	4.0	5.0	5.5		
Vcc	Power source voltage	Middle-speed mode f(XIN) = 8 MHz	2.2	5.0	5.5	V	
		Low-speed mode	2.2	5.0	5.5		
Vss	Power source voltage			0		V	
VREF	A-D, D-A conversion reference	voltage	2.7		Vcc+0.3	V	
AVss	Analog power source voltage			0		V	
VIA	Analog input voltage AN0-AN7		AVss		Vcc	V	
VIH	"H" input voltage	P00-P07, P10-P17, P40, P43, P45, P47, P50-P53, P56, P61, P64-P67, P71-P77	0.7 VCC		Vcc	V	
VIH	"H" input voltage	P20-P27, P41, P42, P44, P46, P54, P55, P57, P60, P62, P63, P70	0.8 Vcc		Vcc	V	
VIH	"H" input voltage	RESET	0.8 Vcc		Vcc	V	
ViH	"H" input voltage	XIN	0.8 Vcc		Vcc	V	
VIL	"L" input voltage	P00-P07, P10-P17, P40, P43, P45, P47, P50-P53, P56, P61, P64-P67, P71-P77	0		0.3 Vcc	V	
VIL	"L" input voltage	P20-P27, P41, P42, P44, P46, P54, P55, P57, P60, P62, P63, P70	0		0.2 VCC	V	
VIL	"L" input voltage	RESET	0		0.2 Vcc	V	
VIL	"L" input voltage	XIN	0		0.2 Vcc	V	



Table 15 Recommended operating conditions (Vcc = 2.2 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
Symbol			Min.	Тур.	Max.	Unit
ΣIOH(peak)	"H" total peak output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			-20	mA
ΣIOH(peak)	"H" total peak output current	P41–P47, P50–P57, P60–P67 (Note 1)			-20	mA
ΣIOL(peak)	"L" total peak output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			20	mA
ΣIOL(peak)	"L" total peak output current	P41–P47, P50–P57, P60–P67 (Note 1)			20	mA
ΣIOL(peak)	"L" total peak output current	P40, P71–P77 (Note 1)			80	mA
Σ IOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			-10	mA
Σ IOH(avg)	"H" total average output current	P41-P47, P50-P57, P60-P67 (Note 1)			-10	mA
Σ IOL(avg)	"L" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			10	mA
Σ IOL(avg)	"L" total average output current	P41-P47, P50-P57, P60-P67 (Note 1)			10	mA
Σ IOL(avg)	"L" total average output current	P40, P71–P77 (Note 1)			40	mA
IOH(peak)	"H" peak output current	P00-P07, P10-P15, P30-P37 (Note 2)			-1.0	mA
IOH(peak)	"H" peak output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 2)			-5.0	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P15, P30–P37 (Note 2)	-		5.0	mA
IOL(peak)	"L" peak output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 2)			10	mA
IOL(peak)	"L" peak output current	P40, P71–P77 (Note 2)			20	mA
IOH(avg)	"H" average output current	P00-P07, P10-P15, P30-P37 (Note 3)			-0.5	mA
IOH(avg)	"H" average output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67			-2.5	mA
IOL(avg)	"L" average output current	P00-P07, P10-P15, P30-P37 (Note 3)			2.5	mA
IOL(avg)	"L" average output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 3)			5.0	mA
IOL(avg)	"L" average output current	P40, P71–P77 (Note 3)			10	mA

Notes1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.



^{2:} The peak output current is the peak current flowing in each port.

^{3:} The average output current is an average value measured over 100 ms.

Table 16 Recommended operating conditions (Vcc = 2.2 to 5.5 V, Ta = -20 to 85° C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
	Farameter	rest conditions	Min.	Тур.	Max.	Unit
f(CNTR ₀)	Input frequency for timers X and Y	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR ₀) f(CNTR ₁)	(duty cycle 50%)	(2.2 V ≤ VCC ≤ 4.0 V)			(10XVcc -4)/9	MHz
	Main clock input oscillation frequency (Note 1)	High-speed mode (4.0 V ≤ Vcc ≤ 5.5 V)			8.0	MHz
f(XIN)		High-speed mode (2.2 V ≤ Vcc ≤ 4.0 V)			(20XVcc -8)/9	MHz
		Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes	1, 2)		32.768	50	kHz

Notes1: When the oscillation frequency has a duty cycle of 50%.



^{2:} When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

Table 17 Electrical characteristics (Vcc =4.0 to $5.5 \, \text{V}$, Ta = -20 to $85 \, ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Doromotor	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
	"H" output voltage	lон = −1 mA	Vcc-2.0			V
Vон	P00–P07, P10–P15, P30–P37	IOH = -0.25 mA VCC = 2.2 V	Vcc-0.8			V
	(II II)	ЮН = −5 mA	Vcc-2.0			V
Vон	"H" output voltage P16, P17, P20–P27, P41–P47, P50–P57,	ЮН = −1.5 mA	Vcc-0.5			V
	P60–P67 (Note 1)	IOH = -1.25 mA VCC = 2.2 V	Vcc-0.8			V
		IOL = 5 mA			2.0	V
VoL	"L" output voltage	IOL = 1.5 mA			0.5	V
	P00-P07, P10-P15, P30-P37	IOL = 1.25 mA VCC = 2.2 V			0.8	V
	"L" output voltage	IOL = 10 mA			2.0	V
Vol	P16, P17, P20–P27, P41–P47, P50–P57,	IOL = 3.0 mA			0.5	V
	P60-P67	IOL = 2.5 mA VCC = 2.2 V	0		0.8	V
	"L" output voltage	IOL = 10 mA	6		0.5	V
VOL	P40, P71–P77	IOL = 5 mA VCC = 2.2 V			0.3	V
VT+ – VT–	Hysteresis INT0–INT2, ADT, CNTR0, CNTR1, P20–P27			0.5		V
VT+ - VT-	Hysteresis SCLK, RXD			0.5		V
VT+ - VT-	Hysteresis RESET			0.5		V
Іін	"H" input current P00-P07, P10-P17, P20-P27, P40-P47, P50-P57, P60-P67, P70-P77	VI = VCC			5.0	μΑ
IIН	"H" input current RESET	VI = VCC			5.0	μΑ
IIН	"H" input current XIN	VI = VCC		4.0		μΑ
	(1.7)	VI = VSS Pull-ups "off"			-5.0	μΑ
lıL	"L" input current P10-P17, P20-P27,P40-P47,	VCC = 5 V, VI = VSS Pull-ups "on"	-60.0	-120.0	-240.0	μА
	P50-P57, P60-P67, P70-P77	VCC = 2.2 V, VI = VSS Pull-ups "on"	-5.0	-20.0	-40.0	μА
lıL	"L" input current P00-P07,P70				-5.0	μΑ
IIL	"L" input current RESET	VI = VSS			-5.0	μΑ
lıL	"L" input current XIN	VI = VSS		-4.0		μΑ
ILEAK	Output load current	Vo = Vcc Output transistors "off"			5.0	μА
ILLAN	P30–P37	Vo = Vss Output transistors "off"			-5.0	μА

Table 18 Electrical characteristics (Vcc =2.2 to 5.5 V, Ta = -20 to 85°C , unless otherwise noted)

Symbol	Parameter	Test conditions			Unit			
Cymbol	raiance			Min.	Тур.	Max.		
VRAM	RAM retention voltage	At clock stop mode		2.0		5.5	V	
		• High-speed mode, VCC = 5 V						
		f(XIN) = 8 MHz						
		f(XCIN) = 32.768 kHz			6.4	13	mA	
		Output transistors "off"						
		A-D converter in operating						
		• High-speed mode, VCC = 5 V						
		f(XIN) = 8 MHz (in WIT state)						
		f(XCIN) = 32.768 kHz			1.6	3.2	mA	
		Output transistors "off"						
		A-D converter in operating						
	Power source current	• Low-speed mode, VCC = 5 V, Ta ≤ 55°C						
		f(XIN) = stopped	6	35		70	μА	
		f(XCIN) = 32.768 kHz	13					
		Output transistors "off"						
Icc		• Low-speed mode, Vcc = 5 V, Ta = 25°C						
		f(XIN) = stopped	Olivine.		20	40	μА	
		f(XCIN) = 32.768 kHz (in WIT state)	•					
		Output transistors "off"						
		• Low-speed mode, VCC = 3 V, Ta ≤ 55°C						
		f(XIN) = stopped			15.0	22.0	μА	
		f(XCIN) = 32.768 kHz						
		Output transistors "off"						
		• Low-speed mode, VCC = 3 V, Ta ≤ 25°C						
		f(XIN) = stopped			4.5	9.0	μА	
		f(XCIN) = 32.768 kHz (in WIT state)						
		Output transistors "off"						
			Ta = 25 °C		0.1	1.0		
		(in STP state) Output transistors "off"	Ta = 85 °C			10.0	μΑ	
VL1	Power source voltage	When using voltage multiplier		1.3	1.8	2.3	V	
li a	Power source current	VL1 = 1.8 V			3.0	6.0		
IL1	(VL1) (Note)	VL1 < 1.3 V			10.0	50.0	μΑ	

Note: When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is "1".

Table 19 A-D converter characteristics

(Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = −20 to 85°C, 4 MHz ≤ f(XIN) ≤ 8 MHz, in middle/high-speed mode unless otherwise noted)

Cumbal	Parameter	Test conditions		Unit		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Uill
_	Resolution				10	Bits
_	Absolute accuracy	VCC = VREF = 4 V			±2.5	LSB
_	(excluding quantization error)	VCC = VREF = 2.7 V (Note 2)			±4.0	LSB
tCONV	Conversion time f(XIN) = 4 MHz		30.5		31 (Note 1)	μs
RLADDER	Ladder resistor			35		kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μΑ
liA	Analog port input current			0.5	5.0	μΑ

Notes1: When an internal trigger is used in middle-speed mode, it is 34 ms.

2: 4 MHz \leq f(XIN) \leq 5.1 MHz in high-speed mode.

Table 20 D-A converter characteristics

(Vcc = 2.7 to 5.5 V, Vcc = VREF, Vss = AVss = 0 V, Ta = -20 to 85°C, in middle/high-speed mode unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	O I III
_	Resolution				8	Bits
	Ah ash da assumani	VCC = VREF = 5 V			1.0	%
_	Absolute accuracy	VCC = VREF = 2.7 V			2.0	%
tsu	Setting time			3		μs
Ro	Output resistor		1	2.5	4	kΩ
IVREF	Reference power source input current	(Note)			6.0	mA

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and excluding currents flowing through the A-D resistance ladder.



Table 21 Timing requirements 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Parameter		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns
twH(INT)	INTo to INT2 input "H" pulse width	80			ns
twL(INT)	INTo to INT2 input "L" pulse width	80			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	800			ns
twH(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-Sclk1)	Serial I/O1 input set up time	220			ns
th(Sclk1-RxD)	Serial I/O1 input hold time				ns
tc(Sclk2)	Serial I/O2 clock input cycle time (Note)				ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width (Note)				ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width (Note)				ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(Sclk2-SIN2)	Serial I/O2 input hold time	200			ns

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".

Table 22 Timing requirements 2 (Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Deremeter	Limit		its	
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	900/(Vcc-0.4)			ns
twH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	tc(CNTR)/2-20			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	tc(CNTR)/2-20			ns
twH(INT)	INTo to INT2 input "H" pulse width	230			ns
twL(INT)	INTo to INT2 input "L" pulse width	230			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	2000			ns
twH(ScLk1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
tsu(RxD-ScLK1)	Serial I/O1 input set up time	400			ns
th(Sclk1-RxD)	Serial I/O1 input hold time	200			ns
tc(Sclk2)	Serial I/O2 clock input cycle time (Note)	2000			ns
twH(Sclk2)	twH(Sclk2) Serial I/O2 clock input "H" pulse width (Note)				ns
twL(Sclk2)	Serial I/O2 clock input "L" pulse width (Note)	950			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(Sclk2-SiN2)	-SiN2) Serial I/O2 input hold time 300				ns

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".



Table 23 Switching characteristics 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	L	Limits		Unit	
	Parameter	Min.	Тур.	Max.	Offit	
twH(Sclk1)	Serial I/O1 clock output "H" pulse width	tc (Sclk1)/2-30			ns	
twL(Sclk1)	Serial I/O1 clock output "L" pulse width	tc (Sclk1)/2-30			ns	
td(Sclk1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns	
tv(Sclk1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns	
tr(Sclk1)	Serial I/O1 clock output rising time			30	ns	
tf(Sclk1)	Serial I/O1 clock output falling time			30	ns	
twH(Sclk2)	Serial I/O2 clock output "H" pulse width	tc (Sclk2)/2-160			ns	
twL(Sclk2)	Serial I/O2 clock output "L" pulse width	tc (Sclk2)/2-160			ns	
td(Sclk2-Sout2)	Serial I/O2 output delay time			0.2 X tc (Sclk2)	ns	
tv(Sclk2-Sout2)	Serial I/O2 output valid time	0			ns	
tf(Sclk2)	Serial I/O2 clock output falling time			40	ns	
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns	
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns	

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

Table 24 Switching characteristics 2 (Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	L	Limits			Unit
	Parameter	Min.	Тур.	Max.	Offic	
twH(Sclk1)	Serial I/O1 clock output "H" pulse width	tc (Sclk1)/2-50			ns	
twL(Sclk1)	Serial I/O1 clock output "L" pulse width	tc (SclK1)/2-50			ns	
td(Sclk1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns	
tv(Sclk1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns	
tr(Sclk1)	Serial I/O1 clock output rising time			50	ns	
tf(Sclk1)	Serial I/O1 clock output falling time			50	ns	
twH(Sclk2)	Serial I/O2 clock output "H" pulse width	tc (Sclk2)/2-240			ns	
twL(Sclk2)	Serial I/O2 clock output "L" pulse width	tc (Sclk2)/2-240			ns	
td(Sclk2-Sout2)	Serial I/O2 output delay time			0.2 X tc (Sclk2)	ns	
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns	
tf(Sclk2)	Serial I/O2 clock output falling time			50	ns	
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns	
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns	

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

^{2:} XOUT and XCOUT pins are excluded.

^{2:} XOUT and XCOUT pins are excluded.




Fig. 58 Circuit for measuring output switching characteristics









Fig. 59 Timing diagram

PACKAGE OUTLINE







Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammab material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property
- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or propagrablical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

 When using any or all of the information contained in these materials, including product data, diagrams, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Mitsubishi Electric Corporation as a total system before making a final decision on the applicability of the information and pr

- Indeed products of technologies are subject to the paparese expense united and the apparent and the important destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubish Electric Corporation or an authorized Mitsubish Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION HISTORY

7513 GROUP USER'S MANUAL

Rev.	Date		Description
		Page	Summary
1.0	02/02/01		First edition issued.
1.1	02/06/01	4	Table 1: Function explanation of I/O port P0 and I/O port P1 is revised.
			OL announced.