

# LMK00301 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator

## 1 Features

- 3:1 input multiplexer
  - Two universal inputs operate up to 3.1 ghz and accept lvpecl, lvds, cml, sstl, hstl, hcsl, or single-ended clocks
  - One crystal input accepts 10-mhz to 40-mhz crystal or single-ended clock
- Two banks with five differential outputs each
  - LVPECL, LVDS, HCSL, or Hi-Z (selectable per bank)
  - LVPECL additive jitter with lmk03806 clock source at 156.25 MHz:
    - 20 fs RMS (10 kHz to 1 MHz)
    - 51 fs RMS (12 kHz to 20 MHz)
- Frequency range:
  - LVPECL (DC to 3100 MHz)
  - LVDS (DC to 2100 MHz)
  - HCSL (DC to 800 MHz)
  - LVC MOS (DC to 250 MHz)
- High PSRR: –65 dBc (LVPECL) and –76 dBc (LVDS) at 156.25 MHz
- LVC MOS output with synchronous enable input
- Pin-controlled configuration
- V<sub>CC</sub> core supply: 3.3 V ± 5%
- Three independent V<sub>CCO</sub> output supplies: 3.3 V or 2.5 V ± 5%
- Industrial temperature range: –40°C to +85°C

## 2 Applications

- Clock distribution and level translation for ADCs, DACs, multi-gigabit ethernet, XAUI, fibre channel, SATA/SAS, SONET/SDH, CPRI, high-frequency backplanes
- Switches, routers, line cards, timing cards
- Servers, computing, PCI express (PCIe 3.0, 4.0, 5.0, 6.0)
- Remote radio units and baseband units

## 3 Description


The LMK00301 is a 3-GHz, 10-output differential fanout buffer intended for high-frequency, low-jitter clock and data distribution, and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of five differential outputs and one LVC MOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVC MOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00301 operates from a 3.3-V core supply and three independent 3.3-V or 2.5-V output supplies.

The LMK00301 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system. The LMK00301 offers a design spin, the LMK00301A, that does not have power supply sequencing requirements between the core and output supply domains.

### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	PACKAGE SIZE (NOM)
LMK00301 <sup>(2)</sup>	WQFN (48)	7.00 mm × 7.00 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The LMK00301A is a design spin available as an orderable in orderable addendum at the end of the data sheet.



**Functional Block Diagram**



## Table of Contents

<b>1 Features</b> .....	1	10.1 Application Information.....	25
<b>2 Applications</b> .....	1	10.2 Typical Application.....	25
<b>3 Description</b> .....	1	<b>11 Power Supply Recommendations</b> .....	33
<b>4 Revision History</b> .....	2	11.1 Power Supply Sequencing.....	33
<b>5 Device Comparison</b> .....	4	11.2 Current Consumption and Power Dissipation Calculations.....	33
<b>6 Pin Configuration and Functions</b> .....	4	11.3 Power Supply Bypassing.....	36
<b>7 Specifications</b> .....	7	11.4 Thermal Management.....	37
7.1 Absolute Maximum Ratings.....	7	<b>12 Layout</b> .....	38
7.2 ESD Ratings.....	7	12.1 Layout Guidelines.....	38
7.3 Recommended Operating Conditions.....	7	12.2 Layout Example.....	38
7.4 Thermal Information.....	7	<b>13 Device and Documentation Support</b> .....	39
7.5 Electrical Characteristics.....	8	13.1 Documentation Support.....	39
7.6 Typical Characteristics.....	15	13.2 Receiving Notification of Documentation Updates.....	39
<b>8 Parameter Measurement Information</b> .....	21	13.3 Support Resources.....	39
8.1 Differential Voltage Measurement Terminology.....	21	13.4 Trademarks.....	39
<b>9 Detailed Description</b> .....	22	13.5 Electrostatic Discharge Caution.....	39
9.1 Overview.....	22	13.6 Glossary.....	39
9.2 Functional Block Diagram.....	22	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	39
9.3 Feature Description.....	23		
9.4 Device Functional Modes.....	23		
<b>10 Application and Implementation</b> .....	25		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (December 2017) to Revision J (May 2023)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added the <i>Device Functional Modes</i> , <i>Application Information</i> , <i>Typical Application</i> , and <i>Layout</i> sections.....	1
• Added Frequency Range for LVPECL, LVDS, HCSL and LVCMOS in <i>Features</i> section.....	1
• Added PCIe 5.0 and 6.0 to <i>Applications</i> .....	1
• Added LMK00301A in <i>Package Information Table</i> .....	1
• Added PCIe 5.0 and PCIe 6.0 additive jitter specifications in <i>Electrical Characteristics</i> .....	8
• Changed HCSL <i>Maximum Output Frequency Range</i> to 800 MHz <i>Electrical Characteristics</i> .....	8
• Added test conditions for HCSL <i>Duty Cycle</i> and $\Delta V_{CROSS}$ in <i>Electrical Characteristics</i> .....	8
• Updated typical plots for HCSL, LVDS and LVPECL <i>Phase Noise at 100 MHz</i> in <i>Typical Characteristics</i> section. ....	15
• Added typical plots for HCSL <i>Output Swing (V<sub>OD</sub>) vs Frequency</i> in <i>Typical Characteristics</i> section.....	15
• Moved <i>Clock Input</i> and <i>Clock Outputs</i> to <i>Device Functional Modes</i> section.....	23
• Added application use case in <i>Application Information</i> .....	25
• Added PCI Express Application example in <i>Typical Application</i> section.....	25
• Added <i>Driving the Clock Input</i> and <i>Crystal Interface</i> topics in <i>Design Requirement</i> section.....	25
• Moved <i>Termination and Use of Clock Drivers</i> in <i>Detailed Design Procedure</i> section.....	28
• Added <i>HCSL Phase Noise plot</i> in <i>Application Performance Plots</i> section.....	32
• Added layout guidelines in <i>Layout Guidelines</i> section.....	38
• Added PCB layout example for LMK00301 in <i>Layout Example</i> section.....	38
Changes from Revision H (March 2016) to Revision I (December 2017)	Page
• Added and updated info to the following sections: <i>Applications</i> ; <i>Description</i> ; <i>Electrical Characteristics: Current Consumption</i> ; <i>Electrical Characteristics: HCSL Outputs</i> ; and <i>Power Supply Sequencing</i> .....	1
• Added LMK00301A orderable.....	1
• Added PCIe 4.0 to <i>Applications</i> .....	1
• Included difference between LMK00301 and LMK00301A to <i>Description</i> .....	1
• Added <i>Device Comparison Table</i> .....	4

• Added data for I <sub>cc</sub> and I <sub>cco</sub> of LMK00301A LVDS Driver in <i>Electrical Characteristics: Current Consumption</i> ...	8
• Added PCIe 4.0 Additive Jitter Spec in <i>Electrical Characteristics: HCSL Outputs</i> .....	8
• Added note about specs for LMK00301 and LMK00301A in footnote (2) of <i>Electrical Characteristics</i> .....	8
• Added short paragraph about LMK00301A in <i>Power Supply Sequencing</i> .....	33

<b>Changes from Revision G (May 2013) to Revision H (March 2016)</b>	<b>Page</b>
• Added "Ultra-Low Additive Jitter" to document title .....	1
• Added, updated, or renamed the following sections: <i>Specifications; Detailed Description; Application and Implementation; Power Supply Recommendations; Device and Documentation Support; Mechanical, Packaging, and Ordering Information</i> .....	1
• Changed C <sub>in</sub> (typ) from 1 pF to 4 pF (based on updated test method) in <i>Electrical Characteristics: Crystal Interface</i> .....	8
• Added "Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz" parameter with 100 MHz and 156.25 MHz Test conditions, Typical values, Max values, and footnotes in <i>Electrical Characteristics: LVPECL Outputs</i> .....	8
• Added "Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz" parameter with 100 MHz and 156.25 MHz Test conditions, Typical values, Max values, and footnotes in <i>Electrical Characteristics: LVDS Outputs</i> .....	8
• Added footnote for V <sub>I_SE</sub> parameter in the <i>Electrical Characteristics</i> table.....	8
• Added new paragraph at end of <i>Driving the Clock Inputs</i> .....	25
• Changed C <sub>in</sub> = 4 pF (typ, based on updated test method) in <i>Crystal Interface</i> .....	27
• Added POWER SUPPLY SEQUENCING.....	33

<b>Changes from Revision F (February 2013) to Revision G (May 2013)</b>	<b>Page</b>
• Changed <i>Target Applications</i> by adding additional applications to the second and third bullets, and removing High-Speed and Serial Interfaces from first bullet.....	1
• Changed V <sub>CM</sub> text to condition for V <sub>IH</sub> to V <sub>CM</sub> parameters.....	8
• Deleted V <sub>IH</sub> min value from <i>Electrical Characteristics Table</i> .....	8
• Deleted V <sub>IL</sub> max value from <i>Electrical Characteristics table</i> .....	8
• Added V <sub>I_SE</sub> parameter and spec limits with corresponding table note to <i>Electrical Characteristics Table</i> .....	8
• Changed third paragraph in <i>Driving the Clock Inputs</i> section to include CLKin* and LVCMOS text. Revised to better correspond with information in <i>Electrical Characteristics Table</i> .....	25
• Changed bypass cap text to signal attenuation text of the fourth paragraph in <i>Driving the Clock Inputs</i> section.....	25
• Changed <i>Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing</i> image with revised graphic.....	25
• Added text to second paragraph of <i>Termination for AC Coupled Differential Operation</i> to explain graphic update to <i>Differential LVDS Operation with AC Coupling to Receivers</i> .....	30
• Changed graphic for <i>Differential LVDS Operation, AC Coupling, No Biasing by the Receiver</i> and updated caption.....	30

## 5 Device Comparison


**Table 5-1. Device Comparison**

ORDER NUMBER	REQUIRES POWER SEQUENCING
LMK00301	Yes <sup>(1)</sup>
LMK00301A	No <sup>(2)</sup>

(1) Requires power supply sequencing where all of the core and output supplies ramp at the same time or must be tied together.

(2) Does not have power supply sequencing requirements between the core and output supply domains.

## 6 Pin Configuration and Functions



**Figure 6-1. RHS Package 48-Pin WQFN Top View**

**Table 6-1. Pin Functions<sup>(3)</sup>**

PIN		TYPE	DESCRIPTION
NAME	NO.		
CLKin_SEL0	19	I	Clock input selection pins <sup>(2)</sup>
CLKin_SEL1	22		
CLKin0	20	I	Universal clock input 0 (differential or single-ended)
CLKin0*	21		
CLKin1	40	I	Universal clock input 1 (differential or single-ended)
CLKin1*	40		
CLKoutA_TYPE0	14	I	Bank A output buffer type selection pins <sup>(2)</sup>
CLKoutA_TYPE1	47		
CLKoutB_TYPE0	23	I	Bank B output buffer type selection pins <sup>(2)</sup>
CLKoutB_TYPE1	39		
CLKoutA0	1	O	Differential clock output A0. Output type set by CLKoutA_TYPE pins.
CLKoutA0*	2		
CLKoutA1	3	O	Differential clock output A1. Output type set by CLKoutA_TYPE pins.
CLKoutA1*	4		
CLKoutA2	6	O	Differential clock output A2. Output type set by CLKoutA_TYPE pins.
CLKoutA2*	7		
CLKoutA3	9	O	Differential clock output A3. Output type set by CLKoutA_TYPE pins.
CLKoutA3*	10		
CLKoutA4	11	O	Differential clock output A4. Output type set by CLKoutA_TYPE pins.
CLKoutA4*	12		
CLKoutB4*	25	O	Differential clock output B4. Output type set by CLKoutB_TYPE pins.
CLKoutB4	26		
CLKoutB3*	27	O	Differential clock output B3. Output type set by CLKoutB_TYPE pins.
CLKoutB3	28		
CLKoutB2*	30	O	Differential clock output B2. Output type set by CLKoutB_TYPE pins.
CLKoutB2	31		
CLKoutB1*	33	O	Differential clock output B1. Output type set by CLKoutB_TYPE pins.
CLKoutB1	34		
CLKoutB0*	35	O	Differential clock output B0. Output type set by CLKoutB_TYPE pins.
CLKoutB0	36		
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
GND	13, 18, 24, 37, 43, 48	GND	Ground
NC	38	—	Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in <a href="#">Absolute Maximum Ratings</a> .
OSCin	16	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
OSCOut	17	O	Output for crystal. Leave OSCOut floating if OSCin is driven by a single-ended clock.
REFOut	44	O	LVC MOS reference output. Enable output by pulling REFOut_EN pin high.
REFOut_EN	46	I	REFOut enable input. Enable signal is internally synchronized to selected clock input. <sup>(2)</sup>
V <sub>CC</sub>	15, 42	PWR	Power supply for Core and Input Buffer blocks. The V <sub>CC</sub> supply operates from 3.3 V. Bypass with a 0.1 µF low-ESR capacitor placed very close to each V <sub>CC</sub> pin.

**Table 6-1. Pin Functions<sup>(3)</sup> (continued)**

PIN		TYPE	DESCRIPTION
NAME	NO.		
V <sub>CCOA</sub>	5, 8	PWR	Power supply for Bank A Output buffers. V <sub>CCOA</sub> can operate from 3.3 V or 2.5 V. The V <sub>CCOA</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. <sup>(1)</sup>
V <sub>CCOB</sub>	29, 32	PWR	Power supply for Bank B Output buffers. V <sub>CCOB</sub> can operate from 3.3 V or 2.5 V. The V <sub>CCOB</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. <sup>(1)</sup>
V <sub>CCOC</sub>	45	PWR	Power supply for REFout Output buffer. V <sub>CCOC</sub> can operate from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. <sup>(1)</sup>

- (1) The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- (2) CMOS control input with internal pull-down resistor.
- (3) Any unused output pin should be left floating with minimum copper length (see note in [Clock Outputs](#)), or properly terminated if connected to a transmission line, disabled, or set to Hi-Z, if possible. See [Clock Outputs](#) for output configuration and [Termination and Use of Clock Drivers](#) for output interface and termination techniques.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub> , V <sub>CCO</sub>	Supply voltages	-0.3	3.6	V
V <sub>IN</sub>	Input voltage	-0.3	(V <sub>CC</sub> + 0.3)	V
T <sub>STG</sub>	Storage temperature	-65	+150	°C
T <sub>L</sub>	Lead temperature (solder 4 s)		+260	°C
T <sub>J</sub>	Junction temperature		+150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge		
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Machine model (MM)	±150	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±750 V may actually have higher performance.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
T <sub>A</sub>	Ambient Temperature Range	-40	25	85	°C
T <sub>J</sub>	Junction Temperature			125	°C
V <sub>CC</sub>	Core Supply Voltage Range	3.15	3.3	3.45	V
V <sub>CCO</sub>	Output Supply Voltage Range <sup>(1) (2)</sup>	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

- (1) The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type
- (2) V<sub>CCO</sub> for any output bank should be less than or equal to V<sub>CC</sub> (V<sub>CCO</sub> ≤ V<sub>CC</sub>).

### 7.4 Thermal Information

THERMAL METRIC <sup>(1) (2)</sup>		LMK00301	UNIT
		RHS0048A (WQFN)	
		48 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	28.5	°C/W
R <sub>θJC(top)</sub> (DAP)	Junction-to-case (top) thermal resistance	7.2	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) Specification assumes 16 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. It is recommended that the maximum number of vias be used in the board layout.



## 7.5 Electrical Characteristics

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION <sup>(2)</sup>							
I <sub>CC_CORE</sub>	Core Supply Current, All Outputs Disabled	CLKinX selected			8.5	10.5	mA
		OSCin selected			10	13.5	mA
I <sub>CC_PECL</sub>	Additive Core Supply Current, Per LVPECL Bank Enabled				20	27	mA
I <sub>CC_LVDS</sub>	Additive Core Supply Current, Per LVDS Bank Enabled	LMK00301			26	32.5	mA
		LMK00301A			31	38	
I <sub>CC_HCSL</sub>	Additive Core Supply Current, Per HCSL Bank Enabled				35	42	mA
I <sub>CC_CMOS</sub>	Additive Core Supply Current, LVCMOS Output Enabled				3.5	5.5	mA
I <sub>CCO_PECL</sub>	Additive Output Supply Current, Per LVPECL Bank Enabled	Includes Output Bank Bias and Load Currents, R <sub>T</sub> = 50 Ω to V <sub>CCO</sub> - 2V on all outputs in bank			165	197	mA
I <sub>CCO_LVDS</sub>	Additive Output Supply Current, Per LVDS Bank Enabled	LMK00301			34	44.5	mA
		LMK00301A			24	33.5	
I <sub>CCO_HCSL</sub>	Additive Output Supply Current, Per HCSL Bank Enabled	Includes Output Bank Bias and Load Currents, R <sub>T</sub> = 50 Ω on all outputs in bank	V <sub>CCO</sub> = 3.3 V ± 5%		87	104	mA
			V <sub>CCO</sub> = 2.5 V ± 5%				
I <sub>CCO_CMOS</sub>	Additive Output Supply Current, LVCMOS Output Enabled	200 MHz, C <sub>L</sub> = 5 pF	V <sub>CCO</sub> = 3.3 V ± 5%		9	10	mA
			V <sub>CCO</sub> = 2.5 V ± 5%		7	8	mA
POWER SUPPLY RIPPLE REJECTION (PSRR)							
PSRR <sub>PECL</sub>	Ripple-Induced Phase Spur Level <sup>(3)</sup> Differential LVPECL Output	100 kHz, 100 mVpp Ripple Injected on V <sub>CCO</sub> , V <sub>CCO</sub> = 2.5 V	156.25 MHz		-65		dBc
			312.5 MHz		-63		
PSRR <sub>HCSL</sub>	Ripple-Induced Phase Spur Level <sup>(3)</sup> Differential HCSL Output		156.25 MHz		-76		dBc
			312.5 MHz		-74		
PSRR <sub>LVDS</sub>	Ripple-Induced Phase Spur Level <sup>(3)</sup> Differential LVDS Output		156.25 MHz		-72		dBc
			312.5 MHz		-63		
CMOS CONTROL INPUTS (CLKin_SELn, CLKoutX_TYPEn, REFout_EN)							
V <sub>IH</sub>	High-Level Input Voltage			1.6		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-Level Input Voltage			GND		0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = V <sub>CC</sub> , Internal pull-down resistor				50	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0 V, Internal pull-down resistor		-5	0.1		μA



## 7.5 Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
CLOCK INPUTS (CLKIn0/CLKIn0*, CLKIn1/CLKIn1*)								
f <sub>CLKIn</sub>	Input Frequency Range <sup>(10)</sup>	Functional up to 3.1 GHz Output frequency range and timing specified per output type (refer to LVPECL, LVDS, HCSL, LVCMOS output specifications)		DC		3.1	GHz	
V <sub>IHD</sub>	Differential Input High Voltage	CLKIn driven differentially				V <sub>CC</sub>	V	
V <sub>ILD</sub>	Differential Input Low Voltage			GND			V	
V <sub>ID</sub>	Differential Input Voltage Swing <sup>(4)</sup>			0.15			1.3	V
V <sub>CMD</sub>	Differential Input Common Mode Voltage	V <sub>ID</sub> = 150 mV		0.25		V <sub>CC</sub> - 1.2	V	
		V <sub>ID</sub> = 350 mV		0.25		V <sub>CC</sub> - 1.1		
		V <sub>ID</sub> = 800 mV		0.25		V <sub>CC</sub> - 0.9		
V <sub>IH</sub>	Single-Ended Input High Voltage	CLKInX driven single-ended (AC or DC coupled), CLKInX* AC coupled to GND or externally biased within V <sub>CM</sub> range				V <sub>CC</sub>	V	
V <sub>IL</sub>	Single-Ended Input Low Voltage			GND			V	
V <sub>I_SE</sub>	Single-Ended Input Voltage Swing <sup>(15) (17)</sup>			0.3			2	V <sub>pp</sub>
V <sub>CM</sub>	Single-Ended Input Common Mode Voltage			0.25			V <sub>CC</sub> - 1.2	V
ISO <sub>MUX</sub>	Mux Isolation, CLKIn0 to CLKIn1	f <sub>OFFSET</sub> > 50 kHz, P <sub>CLKInX</sub> = 0 dBm	f <sub>CLKIn0</sub> = 100 MHz			-84	dBc	
			f <sub>CLKIn0</sub> = 200 MHz			-82		
			f <sub>CLKIn0</sub> = 500 MHz			-71		
			f <sub>CLKIn0</sub> = 1000 MHz			-65		
CRYSTAL INTERFACE (OSCIn, OSCOut)								
F <sub>CLK</sub>	External Clock Frequency Range <sup>(10)</sup>	OSCIn driven single-ended, OSCOut floating				250	MHz	
F <sub>XTAL</sub>	Crystal Frequency Range	Fundamental mode crystal ESR ≤ 200 Ω (10 to 30 MHz) ESR ≤ 125 Ω (30 to 40 MHz) <sup>(5)</sup>		10		40	MHz	
C <sub>IN</sub>	OSCIn Input Capacitance					4	pF	

## 7.5 Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LVPECL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)</b>						
$f_{\text{CLKout\_FS}}$	Maximum Output Frequency Full $V_{OD}$ Swing <sup>(10) (11)</sup>	$V_{OD} \geq 600 \text{ mV}$ , $R_L = 100 \Omega$ differential	$V_{CCO} = 3.3 \text{ V} \pm 5\%$ , $R_T = 160 \Omega$ to GND	1.0	1.2	GHz
			$V_{CCO} = 2.5 \text{ V} \pm 5\%$ , $R_T = 91 \Omega$ to GND	0.75	1.0	
$f_{\text{CLKout\_RS}}$	Maximum Output Frequency Reduced $V_{OD}$ Swing <sup>(10) (11)</sup>	$V_{OD} \geq 400 \text{ mV}$ , $R_L = 100 \Omega$ differential	$V_{CCO} = 3.3 \text{ V} \pm 5\%$ , $R_T = 160 \Omega$ to GND	1.5	3.1	GHz
			$V_{CCO} = 2.5 \text{ V} \pm 5\%$ , $R_T = 91 \Omega$ to GND	1.5	2.3	
Jitter <sub>ADD</sub>	Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz <sup>(15) (6) (16)</sup>	$V_{CCO} = 2.5 \text{ V} \pm 5\%$ : $R_T = 91 \Omega$ to GND, $V_{CCO} = 3.3 \text{ V} \pm 5\%$ : $R_T = 160 \Omega$ to GND, $R_L = 100 \Omega$ differential	CLKIn: 100 MHz, Slew rate $\geq 3 \text{ V/ns}$	77	98	fs
			CLKIn: 156.25 MHz, Slew rate $\geq 3 \text{ V/ns}$	54	78	
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(6)</sup>	$V_{CCO} = 3.3 \text{ V}$ , $R_T = 160 \Omega$ to GND, $R_L = 100 \Omega$ differential	CLKIn: 100 MHz, Slew rate $\geq 3 \text{ V/ns}$	59		fs
			CLKIn: 156.25 MHz, Slew rate $\geq 2.7 \text{ V/ns}$	64		
			CLKIn: 625 MHz, Slew rate $\geq 3 \text{ V/ns}$	30		
Jitter <sub>ADD</sub>	Additive RMS Jitter with LVPECL clock source from LMK03806 <sup>(6) (7)</sup>	$V_{CCO} = 3.3 \text{ V}$ , $R_T = 160 \Omega$ to GND, $R_L = 100 \Omega$ differential	CLKIn: 156.25 MHz, $J_{\text{SOURCE}} = 190 \text{ fs RMS}$ (10 kHz to 1 MHz)	20		fs
			CLKIn: 156.25 MHz, $J_{\text{SOURCE}} = 195 \text{ fs RMS}$ (12 kHz to 20 MHz)	51		
Noise Floor	Noise Floor $f_{\text{OFFSET}} \geq 10 \text{ MHz}$ <sup>(8) (9)</sup>	$V_{CCO} = 3.3 \text{ V}$ , $R_T = 160 \Omega$ to GND, $R_L = 100 \Omega$ differential	CLKIn: 100 MHz, Slew rate $\geq 3 \text{ V/ns}$	-162.5		dBc/Hz
			CLKIn: 156.25 MHz, Slew rate $\geq 2.7 \text{ V/ns}$	-158.1		
			CLKIn: 625 MHz, Slew rate $\geq 3 \text{ V/ns}$	-154.4		
DUTY	Duty Cycle <sup>(10)</sup>	50% input clock duty cycle	45%		55%	
$V_{OH}$	Output High Voltage	$T_A = 25^\circ\text{C}$ , DC Measurement, $R_T = 50 \Omega$ to $V_{CCO} - 2 \text{ V}$	$V_{CCO} - 1.2$	$V_{CCO} - 0.9$	$V_{CCO} - 0.7$	V
$V_{OL}$	Output Low Voltage		$V_{CCO} - 2.0$	$V_{CCO} - 1.75$	$V_{CCO} - 1.5$	V
$V_{OD}$	Output Voltage Swing <sup>(4)</sup>		600	830	1000	mV

## 7.5 Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(15)</sup>	R <sub>T</sub> = 160 Ω to GND, Uniform transmission line up to 10 in. with 50-Ω characteristic impedance, R <sub>L</sub> = 100 Ω differential, C <sub>L</sub> ≤ 5 pF		175		300	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(15)</sup>			175		300	ps
LVDS OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)							
f <sub>CLKout_FS</sub>	Maximum Output Frequency Full V <sub>OD</sub> Swing <sup>(10) (11)</sup>	V <sub>OD</sub> ≥ 250 mV, R <sub>L</sub> = 100 Ω differential		1.0	1.6		GHz
f <sub>CLKout_RS</sub>	Maximum Output Frequency Reduced V <sub>OD</sub> Swing <sup>(10) (11)</sup>	V <sub>OD</sub> ≥ 200 mV, R <sub>L</sub> = 100 Ω differential		1.5	2.1		GHz
Jitter <sub>ADD</sub>	Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz <sup>(15) (6) (16)</sup>	R <sub>L</sub> = 100 Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns	94		115	fs
			CLKin: 156.25 MHz, Slew rate ≥ 3 V/ns	70		90	
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(6)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>L</sub> = 100 Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns	89			fs
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns	77			
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns	37			
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(8) (9)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>L</sub> = 100 Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns	-159.5			dBc/Hz
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns	-157.0			
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns	-152.7			
DUTY	Duty Cycle <sup>(10)</sup>	50% input clock duty cycle		45%		55%	
V <sub>OD</sub>	Output Voltage Swing <sup>(4)</sup>	T <sub>A</sub> = 25°C, DC Measurement, R <sub>L</sub> = 100 Ω differential		250	400	450	mV
ΔV <sub>OD</sub>	Change in Magnitude of V <sub>OD</sub> for Complementary Output States			-50		50	mV
V <sub>OS</sub>	Output Offset Voltage			1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complementary Output States			-35		35	mV
I <sub>SA</sub> I <sub>SB</sub>	Output Short Circuit Current Single Ended	T <sub>A</sub> = 25°C, Single ended outputs shorted to GND		-24		24	mA
I <sub>SAB</sub>	Output Short Circuit Current Differential	Complementary outputs tied together		-12		12	mA
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(15)</sup>	Uniform transmission line up to 10 inches with 50-Ω characteristic impedance, R <sub>L</sub> = 100 Ω differential, C <sub>L</sub> ≤ 5 pF		175		300	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(15)</sup>			175		300	ps

## 7.5 Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
HCSL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)							
f <sub>CLKout</sub>	Output Frequency Range <sup>(10)</sup>	R <sub>L</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF		DC		800	MHz
Jitter <sub>ADD_PCIE</sub>	Additive RMS Phase Jitter for PCIe 6.0 <sup>4</sup>	PLL BW: 0.5 - 1 MHz; CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 2 V/ns		0.02	0.025	ps
	Additive RMS Phase Jitter for PCIe 5.0 <sup>4</sup>		PCIe5.0 filter		0.03	0.035	
	Additive RMS Phase Jitter for PCIe 3.0 <sup>(10)</sup>	PCIe Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 0.6 V/ns		0.03	0.15	
	Additive RMS Phase Jitter for PCIe 4.0 <sup>(4)</sup>	PCIe Gen 4, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 1.8 V/ns		0.03	0.05	
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(6)</sup>	V <sub>cco</sub> = 3.3 V, R <sub>T</sub> = 50 Ω to GND	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77		fs
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		86		
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(8)</sup> <sup>(9)</sup>	V <sub>cco</sub> = 3.3 V, R <sub>T</sub> = 50 Ω to GND	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-161.3		dBc/Hz
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-156.3		
DUTY	Duty Cycle <sup>(10)</sup>	50% input clock duty cycle	CLKin ≤ 400 MHz	45%		55%	
V <sub>OH</sub>	Output High Voltage	T <sub>A</sub> = 25°C, DC Measurement,		520	810	920	mV
V <sub>OL</sub>	Output Low Voltage			-150	0.5	150	mV
V <sub>CROSS</sub>	Absolute Crossing Voltage <sup>(10)</sup> <sup>(12)</sup>	R <sub>L</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF	CLKin ≤ 400 MHz	160	350	460	mV
ΔV <sub>CROSS</sub>	Total Variation of V <sub>CROSS</sub> <sup>(10)</sup> <sup>(12)</sup>					140	mV
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(15)</sup> <sup>(12)</sup>	250 MHz, Uniform transmission line up to 10 inches with 50-Ω characteristic impedance, R <sub>L</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF			300	500	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(15)</sup> <sup>(12)</sup>				300	500	ps

## 7.5 Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
LVCMOS OUTPUT (REFout)							
f <sub>CLKout</sub>	Output Frequency Range <sup>(10)</sup>	C <sub>L</sub> ≤ 5 pF		DC		250	MHz
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(6)</sup>	V <sub>cco</sub> = 3.3 V, C <sub>L</sub> ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		95		fs
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(8) (9)</sup>	V <sub>cco</sub> = 3.3 V, C <sub>L</sub> ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		-159.3		dBc/Hz
DUTY	Duty Cycle <sup>(10)</sup>	50% input clock duty cycle		45%		55%	
V <sub>OH</sub>	Output High Voltage	1 mA load		V <sub>cco</sub> - 0.1			V
V <sub>OL</sub>	Output Low Voltage			0.1			V
I <sub>OH</sub>	Output High Current (Source)	Vo = V <sub>cco</sub> / 2	V <sub>cco</sub> = 3.3 V	28			mA
			V <sub>cco</sub> = 2.5 V	20			
I <sub>OL</sub>	Output Low Current (Sink)		V <sub>cco</sub> = 3.3 V	28			mA
			V <sub>cco</sub> = 2.5 V	20			
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(15) (12)</sup>	250 MHz, Uniform transmission line up to 10 inches with 50-Ω characteristic impedance, R <sub>L</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF			225	400	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(15) (12)</sup>				225	400	ps
t <sub>EN</sub>	Output Enable Time <sup>(13)</sup>	C <sub>L</sub> ≤ 5 pF				3	cycles
t <sub>DIS</sub>	Output Disable Time <sup>(13)</sup>					3	cycles

## 7.5 Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.<sup>(1)</sup>


	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
PROPAGATION DELAY and OUTPUT SKEW							
t <sub>PD_PECL</sub>	Propagation Delay CLKin-to-LVPECL <sup>(15)</sup>	R <sub>T</sub> = 160 Ω to GND, R <sub>L</sub> = 100 Ω differential, C <sub>L</sub> ≤ 5 pF		180	360	540	ps
t <sub>PD_LVDS</sub>	Propagation Delay CLKin-to-LVDS <sup>(15)</sup>	R <sub>L</sub> = 100 Ω differential, C <sub>L</sub> ≤ 5 pF		200	400	600	ps
t <sub>PD_HCSL</sub>	Propagation Delay CLKin-to-HCSL <sup>(15) (12)</sup>	R <sub>T</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF		295	590	885	ps
t <sub>PD_CMOS</sub>	Propagation Delay CLKin-to-LVCMOS <sup>(15) (12)</sup>	C <sub>L</sub> ≤ 5 pF	V <sub>CCO</sub> = 3.3 V	900	1475	2300	ps
			V <sub>CCO</sub> = 2.5 V	1000	1550	2700	
t <sub>SK(O)</sub>	Output Skew LVPECL/LVDS/HCSL <sup>(10) (12) (14)</sup>	Skew specified between any two CLKouts with the same buffer type. Load conditions per output type are the same as propagation delay specifications.		30		50	ps
t <sub>SK(PP)</sub>	Part-to-Part Output Skew LVPECL/LVDS/HCSL <sup>(15) (12) (14)</sup>			80		120	ps

- (1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (2) See [Power Supply Recommendations](#) for more information on current consumption and power dissipation calculations. Characteristics for both LMK00301 and LMK00301A are the same unless specified under the test conditions.
- (3) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the  $V_{CCO}$  supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:  $DJ (\text{ps pk-pk}) = [(2 * 10^{(PSRR/20)}) / (\pi * f_{CLK})] * 1E12$
- (4) See [Differential Voltage Measurement Terminology](#) for definition of  $V_{ID}$  and  $V_{OD}$  voltages.
- (5) The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to [Crystal Interface](#) for crystal drive level considerations.
- (6) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter ( $J_{ADD}$ ) is calculated using Method #1:  $J_{ADD} = \text{SQRT}(J_{OUT}^2 - J_{SOURCE}^2)$ , where  $J_{OUT}$  is the total RMS jitter measured at the output driver and  $J_{SOURCE}$  is the RMS jitter of the clock source applied to CLKIn. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2:  $J_{ADD} = \text{SQRT}(2 * 10^{dBc/10}) / (2 * \pi * f_{CLK})$ , where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as:  $dBc = \text{Noise Floor} + 10 * \log_{10}(20 \text{ MHz} - 1 \text{ MHz})$ . The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKIn Slew Rate" and "RMS Jitter vs. CLKIn Slew Rate" plots in [Typical Characteristics](#).
- (7) 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-30BU-DU). Typical  $J_{SOURCE} = 190 \text{ fs RMS}$  (10 kHz to 1 MHz) and 195 fs RMS (12 kHz to 20 MHz). Refer to the LMK03806 data sheet for more information.
- (8) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is  $\geq 10 \text{ MHz}$ , but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (9) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (10) Specification is ensured by characterization and is not tested in production.
- (11) See [Typical Characteristics](#) for output operation over frequency.
- (12) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (13) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout\_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout\_EN is pulled low. The REFout\_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.
- (14) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.
- (15) Parameter is specified by design, not tested in production.
- (16) 100 MHz and 156.25 MHz input source from Rohde & Schwarz SMA100A Low-Noise Signal Generator and Sine-to-Square-wave Conversion block


- (17) For clock input frequency  $\geq 100$  MHz, CLKInX can be driven with single-ended (LVCMOS) input swing up to 3.3 Vpp. For clock input frequency  $< 100$  MHz, the single-ended input swing should be limited to 2 Vpp max to prevent input saturation (refer to [Driving the Clock Inputs](#) for interfacing 2.5 V/3.3 V LVCMOS clock input  $< 100$  MHz to CLKInX).

## 7.6 Typical Characteristics


Unless otherwise specified:  $V_{CC} = 3.3$  V,  $V_{CCO} = 3.3$  V,  $T_A = 25^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3$  V/ns. Consult [Table 7-1](#) at the end of *Typical Characteristics* for graph notes.




**Figure 7-1. LVPECL Output Swing ( $V_{OD}$ ) vs Frequency**




**Figure 7-2. LVDS Output Swing ( $V_{OD}$ ) vs Frequency**




**Figure 7-3. HCSL Output Swing ( $V_{OD}$ ) vs Frequency**



**Figure 7-4. LVPECL Output Swing at 156.25 MHz**



**Figure 7-5. LVDS Output Swing at 156.25 MHz**



**Figure 7-6. LVPECL Output Swing at 1.5 GHz**






Figure 7-7. LVDS Output Swing at 1.5 GHz




Figure 7-8. HCSL Output Swing at 250 MHz




Figure 7-9. LVCMOS Output Swing at 250 MHz




Figure 7-10. Noise Floor vs CLKIn Slew Rate at 100 MHz




Figure 7-11. Noise Floor vs CLKIn Slew Rate at 156.25 MHz






Figure 7-12. Noise Floor vs CLKIn Slew Rate at 625 MHz




See Note 1 in Graph Notes table

**Figure 7-13. RMS Jitter vs CLKIn Slew Rate at 100 MHz**




See Note 1 in Graph Notes table


**Figure 7-14. RMS Jitter vs CLKIn Slew Rate at 156.25 MHz**




**Figure 7-15. RMS Jitter vs CLKIn Slew Rate at 625 MHz**




**Figure 7-16. PSRR vs Ripple Frequency at 156.25 MHz**




**Figure 7-17. PSRR vs Ripple Frequency at 312.5 MHz**




**Figure 7-18. Propagation Delay vs Temperature**



See Notes 2 and 3 in Graph Notes table


**Figure 7-19. Crystal Power Dissipation vs  $R_{LIM}$** 

See Notes 2 and 3 in Graph Notes table

**Figure 7-20. LVDS Phase Noise in Crystal Mode**


See Note 1 in Graph Notes table

**Figure 7-21. HCSL Phase Noise at 100 MHz**



See Note 1 in Graph Notes table

**Figure 7-22. LVDS Phase Noise at 100 MHz**



See Note 1 in Graph Notes table

**Figure 7-23. LVPECL Phase Noise at 100 MHz**

**Table 7-1. Graph Notes**

NOTE	
(1)	The typical RMS jitter values in the plots show the total output RMS jitter ( $J_{OUT}$ ) for each output buffer type and the source clock RMS jitter ( $J_{SOURCE}$ ). From these values, the Additive RMS Jitter can be calculated as: $J_{ADD} = \text{SQRT}(J_{OUT}^2 - J_{SOURCE}^2)$ .
(2)	20 MHz crystal characteristics: Abracon ABL series, AT cut, $C_L = 18 \text{ pF}$ , $C_0 = 4.4 \text{ pF}$ measured (7 pF maximum), ESR = 8.5 $\Omega$ measured (40 $\Omega$ maximum), and Drive Level = 1 mW maximum (100 $\mu\text{W}$ typical).
(3)	40 MHz crystal characteristics: Abracon ABLS2 series, AT cut, $C_L = 18 \text{ pF}$ , $C_0 = 5 \text{ pF}$ measured (7 pF maximum), ESR = 5 $\Omega$ measured (40 $\Omega$ maximum), and Drive Level = 1 mW maximum (100 $\mu\text{W}$ typical).

## 8 Parameter Measurement Information

### 8.1 Differential Voltage Measurement Terminology


The differential voltage of a differential signal can be described by two different definitions causing confusion when reading data sheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.


The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described in the first description.

Figure 8-1 illustrates the two different definitions side-by-side for inputs and Figure 8-2 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  (or  $V_{OD}$ ) definition shows the DC levels,  $V_{IH}$  and  $V_{OL}$  (or  $V_{OH}$  and  $V_{OL}$ ), that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

$V_{ID}$  and  $V_{OD}$  are often defined as volts (V) and  $V_{SS}$  is often defined as volts peak-to-peak ( $V_{PP}$ ).



**Figure 8-1. Two Different Definitions for Differential Input Signals**



**Figure 8-2. Two Different Definitions for Differential Output Signals**

See also [AN-912 Common Data Transmission Parameters and their Definitions](#).

## 9 Detailed Description

### 9.1 Overview

The LMK00301 is a 10-output differential clock fanout buffer with low additive jitter that can operate up to 3.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 5 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and three independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 48-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

### 9.2 Functional Block Diagram




Figure 9-1. Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 $V_{CC}$ and $V_{CCO}$ Power Supplies

The LMK00301 has separate 3.3-V core ( $V_{CC}$ ) and three independent 3.3-V or 2.5-V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) supplies. Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5-V receiver devices. The output levels for LVPECL ( $V_{OH}$ ,  $V_{OL}$ ) and LVCMOS ( $V_{OH}$ ) are referenced to its respective  $V_{CCO}$  supply, while the output levels for LVDS and HCSL are relatively constant over the specified  $V_{CCO}$  range. See [Power Supply Recommendations](#) for additional supply related considerations, such as power dissipation, power supply bypassing, and power-supply ripple rejection (PSRR).

#### Note

Take care to ensure the  $V_{CCO}$  voltages do not exceed the  $V_{CC}$  voltage to prevent turning-on the internal ESD protection circuitry.

## 9.4 Device Functional Modes

### 9.4.1 Clock Inputs

The input clock can be selected from CLKIn0/CLKIn0\*, CLKIn1/CLKIn1\*, or OSCIn. Clock input selection is controlled using the CLKIn\_SEL[1:0] inputs as shown in [Table 9-1](#). See [Driving the Clock Inputs](#) for clock input requirements. When CLKIn0 or CLKIn1 is selected, the crystal circuit is powered down. When OSCIn is selected, the crystal oscillator circuit starts up and the clock are distributed to all outputs. See [Crystal Interface](#) for more information. Alternatively, OSCIn may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

**Table 9-1. Input Selection**

CLKIn_SEL1	CLKIn_SEL0	SELECTED INPUT
0	0	CLKIn0, CLKIn0*
0	1	CLKIn1, CLKIn1*
1	X	OSCIn

[Table 9-2](#) shows the output logic state versus input state when either CLKIn0/CLKIn0\* or CLKIn1/CLKIn1\* is selected. When OSCIn is selected, the output state will be an inverted copy of the OSCIn input state.

**Table 9-2. CLKIn Input vs Output States**

STATE OF SELECTED CLKIn	STATE OF ENABLED OUTPUTS
CLKInX and CLKInX* inputs floating	Logic low
CLKInX and CLKInX* inputs shorted together	Logic low
CLKIn logic low	Logic low
CLKIn logic high	Logic high

## 9.4.2 Clock Outputs

The differential output buffer type for Bank A and Bank B outputs can be separately configured using the CLKoutA\_TYPE[1:0] and CLKoutB\_TYPE[1:0] inputs, respectively, as shown in [Table 9-3](#). For applications where all differential outputs are not required, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, TI recommends to disable (Hi-Z) the bank to reduce power. See [Termination and Use of Clock Drivers](#) for more information on output interface and termination techniques.

### Note

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

**Table 9-3. Differential Output Buffer Type Selection**

CLKoutX_TYPE1	CLKoutX_TYPE0	CLKoutX BUFFER TYPE (BANK A OR B)
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	Disabled (Hi-Z)

### 9.4.2.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the  $V_{CCO}$  voltage. REFout can be enabled or disabled using the enable input pin, REFout\_EN, as shown in [Table 9-4](#).

**Table 9-4. Reference Output Enable**

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout\_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout is enabled within three cycles ( $t_{EN}$ ) of the input clock after REFout\_EN is toggled high. REFout will be disabled within three cycles ( $t_{DIS}$ ) of the input clock after REFout\_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1-k $\Omega$  load to ground, then the output will be pulled to low when disabled.

## 10 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Application Information

A common PCIe application, such as a server card, consists of several building blocks, which all need a reference clock. In the mostly used Common RefClk architecture, the clock is distributed from a single source to both RX and TX. This requires either a clock generator with high output count or a buffer like the LMK00301. The buffer simplifies the clocking tree and provides a cost and space optimized solution. While using a buffer to distribute the clock, consider the additive jitter. The LMK00301 is an ultra-low additive jitter PCIe clock buffer suitable for all current and future PCIe generations.

### 10.2 Typical Application




Figure 10-1. Example PCI Express Application

#### 10.2.1 Design Requirements


##### 10.2.1.1 Driving the Clock Inputs

The LMK00301 has two universal inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*) that can accept AC-coupled or DC-coupled, 3.3-V or 2.5-V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in [Electrical Characteristics](#). The device can accept a wide range of signals due to its wide input common-mode voltage range ( $V_{CM}$ ) and input voltage swing ( $V_{ID}$ ) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the  $V_{CM}$  range. Refer to [Termination and Use of Clock Drivers](#) for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter.

For this reason, TI recommends a differential signal input over a single-ended signal because this signal typically provides higher slew rate and common-mode-rejection. See the *Noise Floor vs CLKIn Slew Rate* and *RMS Jitter vs CLKIn Slew Rate* plots in [Typical Characteristics](#) section.

While TI recommends to drive the CLKIn/CLKIn\* pair with a differential signal input, it is possible to drive the pair with a single-ended clock, provided the clock conforms to the Single-Ended Input specifications for CLKIn pins listed in the [Electrical Characteristics](#). For large single-ended input signals, such as 3.3-V or 2.5-V LVCMOS, place a 50-Ω load resistor near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKIn input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in [Figure 10-2](#). The output impedance of the LVCMOS driver plus  $R_S$  should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




**Figure 10-2. Single-Ended LVCMOS Input, AC Coupling**

A single-ended clock may also be DC coupled to CLKInX as shown in [Figure 10-3](#). Place a 50-Ω load resistor near the CLKInX input for signal attenuation and line termination. Half of the single-ended swing of the driver ( $V_{O,PP} / 2$ ) drives CLKInX, therefore CLKInX\* should be externally biased to the midpoint voltage of the attenuated input swing ( $(V_{O,PP} / 2) \times 0.5$ ). The external bias voltage should be within the specified input common-mode voltage ( $V_{CM}$ ) range. This can be achieved using external biasing resistors in the kΩ range ( $R_{B1}$  and  $R_{B2}$ ) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.

If the LVCMOS driver cannot achieve sufficient swing with a DC-terminated, 50-Ω load at the CLKInX input as shown in [Figure 10-3](#), then consider connecting the 50-Ω load termination to ground through a capacitor ( $C_{AC}$ ). This AC termination blocks the DC load current on the driver, so the voltage swing at the input is determined by the voltage divider formed by the source ( $R_O + R_S$ ) and 50-Ω load resistors. The value for  $C_{AC}$  depends on the trace delay,  $T_d$ , of the 50-Ω transmission line;


$$C_{AC} \geq 3 \times T_d / 50 \, \Omega$$

(1)



**Figure 10-3. Single-Ended LVCMOS Input, DC Coupling with Common-Mode Biasing**


If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with a single-ended external clock as shown in [Figure 10-4](#). The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends to use either universal input (CLKInX) because the inputs offer higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.



**Figure 10-4. Driving OSCin with a Single-Ended Input**

### 10.2.1.2 Crystal Interface

The LMK00301 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. [Figure 10-5](#) shows the crystal interface.



**Figure 10-5. Crystal Interface**

The load capacitance ( $C_L$ ) is specific to the crystal, but usually on the order of 18 pF to 20 pF. While  $C_L$  is specified for the crystal, the OSCin input capacitance ( $C_{IN} = 4$  pF typical) of the device and PCB stray capacitance ( $C_{STRAY}$  approximately 1 pF to 3 pF) can affect the discrete load capacitor values,  $C_1$  and  $C_2$ .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 \times C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY} \quad (2)$$

Typically,  $C_1 = C_2$  for optimum symmetry, so [Equation 2](#) can be rewritten in terms of  $C_1$  only:

$$C_L = C_1^2 / (2 \times C_1) + C_{IN} + C_{STRAY} \quad (3)$$

Finally, solve for  $C_1$ :

$$C_1 = (C_L - C_{IN} - C_{STRAY}) \times 2 \quad (4)$$

**Electrical Characteristics** provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal,  $P_{XTAL}$ , can be computed by:

$$P_{XTAL} = I_{RMS}^2 \times R_{ESR} \times (1 + C_0/C_L)^2 \quad (5)$$

where

- $I_{RMS}$  is the RMS current through the crystal.
- $R_{ESR}$  is the maximum equivalent series resistance specified for the crystal
- $C_L$  is the load capacitance specified for the crystal
- $C_0$  is the minimum shunt capacitance specified for the crystal

$I_{RMS}$  can be measured using a current probe (for example, Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in [Figure 10-5](#), an external resistor,  $R_{LIM}$ , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with  $R_{LIM}$  shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with  $R_{LIM}$  shorted, then a zero value for  $R_{LIM}$  can be used. As a starting point, a suggested value for  $R_{LIM}$  is 1.5 k $\Omega$ .

## 10.2.2 Detailed Design Procedure

### 10.2.2.1 Termination and Use of Clock Drivers


When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - LVDS outputs are current drivers and require a closed current loop.
  - HCSL drivers are switched current outputs and require a DC path to ground through 50- $\Omega$  termination.
  - LVPECL outputs are open emitter and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common-mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the data sheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common-mode voltage).

#### 10.2.2.1.1 Termination for DC Coupled Differential Operation


For DC coupled operation of an LVDS driver, terminate with 100  $\Omega$  as close as possible to the LVDS receiver as shown in [Figure 10-6](#).



**Figure 10-6. Differential LVDS Operation, DC Coupling, No Biasing by the Receiver**


For DC coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in [Figure 10-7](#). Series resistors,  $R_s$ , may be used to limit overshoot due to the fast transient current. Because

HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50  $\Omega$  termination resistors.




**Figure 10-7. HCSL Operation, DC Coupling**

For DC coupled operation of an LVPECL driver, terminate with 50  $\Omega$  to  $V_{CCO} - 2$  V as shown in Figure 10-8. Alternatively terminate with a Thevenin equivalent circuit as shown in Figure 10-9 for  $V_{CCO}$  (output driver supply voltage) = 3.3 V and 2.5 V. In the Thevenin equivalent circuit, the resistor dividers set the output termination voltage ( $V_{TT}$ ) to  $V_{CCO} - 2$  V.



**Figure 10-8. Differential LVPECL Operation, DC Coupling**



**Figure 10-9. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent**



### 10.2.2.1.2 Termination for AC Coupled Differential Operation



AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

When driving differential receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors; however the proper DC bias point needs to be established at both the driver side and the receiver side. The recommended termination scheme depends on whether the differential receiver has integrated termination resistors or not.


When driving a differential receiver without internal  $100\ \Omega$  differential termination, the AC coupling capacitors should be placed between the load termination resistor and the receiver to allow a DC path for proper biasing of the LVDS driver. This is shown in [Figure 10-10](#). The load termination resistor and AC coupling capacitors should be placed as close as possible to the receiver inputs to minimize stub length. The receiver can be biased internally or externally to a reference voltage within the receiver's common mode input range through resistors in the kilo-ohm range.

When driving a differential receiver with internal  $100\ \Omega$  differential termination, a source termination resistor should be placed before the AC coupling capacitors for proper DC biasing of the driver as shown in [Figure 10-11](#). However, with a  $100\ \Omega$  resistor at the source and the load (that is, double terminated), the equivalent resistance seen by the LVDS driver is  $50\ \Omega$  which causes the effective signal swing at the input to be reduced by half. If a self-terminated receiver requires input swing greater than  $250\ \text{mVpp}$  (differential) as well as AC coupling to its inputs, then the LVDS driver with the double-terminated arrangement in [Figure 10-11](#) may not meet the minimum input swing requirement; alternatively, the LVPECL or HCSL output driver format with AC coupling is recommended to meet the minimum input swing required by the self-terminated receiver.

When using AC coupling with LVDS outputs, there may be a start-up delay observed in the clock output due to capacitor charging. The examples in [Figure 10-10](#) and [Figure 10-11](#) use  $0.1\text{-}\mu\text{F}$  capacitors, but this value may be adjusted to meet the start-up requirements for the particular application.



LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use  $160\text{-}\Omega$  emitter resistors (or  $91\ \Omega$  for  $V_{CC0} = 2.5\ \text{V}$ ) close to the LVPECL driver to provide a DC path to ground as shown in [Figure 10-15](#). For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is  $2\ \text{V}$ . Alternatively, a Thevenin equivalent circuit forms a valid termination as shown in [Figure 10-12](#) for  $V_{CC0} = 3.3\ \text{V}$  and  $2.5\ \text{V}$ . Note: this Thevenin circuit is different from the DC coupled example in [Figure 10-9](#), since the voltage divider is setting the input common-mode voltage of the receiver.




**Figure 10-12. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent**


#### 10.2.2.1.3 Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK00301 LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminate the unused driver. When DC coupling on of the LMK00301 LVPECL drivers, the termination should be 50 Ω to Vcco - 2 V as shown in Figure 10-13. The Thevenin equivalent circuit is also a valid termination as shown in Figure 10-14 for Vcco = 3.3 V.



**Figure 10-13. Single-Ended LVPECL Operation, DC Coupling**



**Figure 10-14. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent**

When AC coupling an LVPECL driver use a 160 Ω emitter resistor (or 91 Ω for Vcco = 2.5 V) to provide a DC path to ground and ensure a 50 Ω termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V. If the companion driver is not used, it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal 50 Ω termination the test equipment correctly terminates the LVPECL driver being measured as shown in Figure 10-15. When using only one LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminated the unused driver.




Figure 10-15. Single-Ended LVPECL Operation, AC Coupling

## 10.2.3 Application Curves




Figure 10-16. HCSL Phase Noise at 100 MHz

## 11 Power Supply Recommendations

### 11.1 Power Supply Sequencing

For the LMK00301, when powering the  $V_{CC}$  and  $V_{CCO}$  pins from separate supply rails, it is recommended for the supplies to reach their regulation point at approximately the same time while ramping up, or reach ground potential at the same time while ramping down. Using simultaneous or ratiometric power supply sequencing prevents internal current flow from  $V_{CC}$  to  $V_{CCO}$  pins that could occur when  $V_{CC}$  is powered before  $V_{CCO}$ .

For the LMK00301A, there is no power supply sequencing requirement between  $V_{CC}$  and  $V_{CCO}$ .

### 11.2 Current Consumption and Power Dissipation Calculations

The current consumption values specified in [Electrical Characteristics](#) can be used to calculate the total power dissipation and IC power dissipation for any device configuration. Use [Equation 6](#) to calculate the total  $V_{CC}$  core supply current ( $I_{CC\_TOTAL}$ ):

$$I_{CC\_TOTAL} = I_{CC\_CORE} + I_{CC\_BANK\_A} + I_{CC\_BANK\_B} + I_{CC\_CMOS} \quad (6)$$

where

- $I_{CC\_CORE}$  is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- $I_{CC\_BANK\_A}$  is the current for Bank A and depends on output type ( $I_{CC\_PECL}$ ,  $I_{CC\_LVDS}$ ,  $I_{CC\_HCSL}$ , or 0 mA if disabled).
- $I_{CC\_BANK\_B}$  is the current for Bank B and depends on output type ( $I_{CC\_PECL}$ ,  $I_{CC\_LVDS}$ ,  $I_{CC\_HCSL}$ , or 0 mA if disabled).
- $I_{CC\_CMOS}$  is the current for the LVCMOS output (or 0 mA if REFout is disabled).

Since the output supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) can be powered from 3 independent voltages, the respective output supply currents ( $I_{CCO\_BANK\_A}$ ,  $I_{CCO\_BANK\_B}$ ,  $I_{CCO\_CMOS}$ ) should be calculated separately.

$I_{CCO\_BANK}$  for either Bank A or B can be directly taken from the corresponding output supply current specification ( $I_{CCO\_PECL}$ ,  $I_{CCO\_LVDS}$ , or  $I_{CCO\_HCSL}$ ) **provided the output loading matches the specified conditions**. Otherwise,  $I_{CCO\_BANK}$  should be calculated as follows:

$$I_{CCO\_BANK} = I_{BANK\_BIAS} + (N \times I_{OUT\_LOAD}) \quad (7)$$

where

- $I_{BANK\_BIAS}$  is the output bank bias current (fixed value).
- $I_{OUT\_LOAD}$  is the DC load current per loaded output pair.
- N is the number of loaded output pairs in the bank (N = 0 to 5).

[Table 11-1](#) shows the typical  $I_{BANK\_BIAS}$  values and  $I_{OUT\_LOAD}$  expressions for the three differential output types.

For LVPECL, it is possible to use a larger termination resistor ( $R_T$ ) to ground instead of terminating with 50  $\Omega$  to  $V_{TT} = V_{CCO} - 2$  V; this technique is commonly used to eliminate the extra termination voltage supply ( $V_{TT}$ ) and potentially reduce device power dissipation at the expense of lower output swing. For example, when  $V_{CCO}$  is 3.3 V, a  $R_T$  value of 160  $\Omega$  to ground will eliminate the 1.3 V termination supply without sacrificing much output swing. In this case, the typical  $I_{OUT\_LOAD}$  is 25 mA, so  $I_{CCO\_PECL}$  for a fully-loaded bank reduces to 158 mA (versus 165 mA with 50- $\Omega$  resistors to  $V_{CCO} - 2$  V).

**Table 11-1. Typical Output Bank Bias and Load Currents**

CURRENT PARAMETER	LVPECL	LVDS	HCSL
$I_{BANK\_BIAS}$	33 mA	34 mA	6 mA
$I_{OUT\_LOAD}$	$(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T$	0 mA (No DC load current)	$V_{OH}/R_T$

When the current consumption is calculated or known for each supply, the total power dissipation ( $P_{TOTAL}$ ) can be calculated as:

$$P_{TOTAL} = (V_{CC} \times I_{CC\_TOTAL}) + (V_{CCOA} \times I_{CCO\_BANK\_A}) + (V_{CCOB} \times I_{CCO\_BANK\_B}) + (V_{CCOC} \times I_{CCO\_CMOS}) \quad (8)$$

If the device configuration has LVPECL or HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors ( $P_{RT\_PECL}$  and  $P_{RT\_HCSL}$ ) and in any termination voltages ( $P_{VTT}$ ). The external power dissipation values can be calculated as follows:

$$P_{RT\_PECL} \text{ (per LVPECL pair)} = (V_{OH} - V_{TT})^2/R_T + (V_{OL} - V_{TT})^2/R_T \quad (9)$$

$$P_{VTT\_PECL} \text{ (per LVPECL pair)} = V_{TT} \times [(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T] \quad (10)$$

$$P_{RT\_HCSL} \text{ (per HCSL pair)} = V_{OH}^2 / R_T \quad (11)$$

Finally, the IC power dissipation ( $P_{DEVICE}$ ) can be computed by subtracting the external power dissipation values from  $P_{TOTAL}$  as follows:

$$P_{DEVICE} = P_{TOTAL} - N_1 \times (P_{RT\_PECL} + P_{VTT\_PECL}) - N_2 \times P_{RT\_HCSL} \quad (12)$$

where

- $N_1$  is the number of LVPECL output pairs with termination resistors to  $V_{TT}$  (usually  $V_{CCO} - 2\text{ V}$  or GND).
- $N_2$  is the number of HCSL output pairs with termination resistors to GND.

### 11.2.1 Power Dissipation Example #1: Separate $V_{CC}$ and $V_{CCO}$ Supplies with Unused Outputs

This example shows how to calculate IC power dissipation for a configuration with separate  $V_{CC}$  and  $V_{CCO}$  supplies and unused outputs. Because some outputs are not used, the  $I_{CCO\_PECL}$  value specified in [Electrical Characteristics](#) cannot be used directly, and output bank current ( $I_{CCO\_BANK}$ ) should be calculated to accurately estimate the IC power dissipation.

- $V_{CC} = 3.3\text{ V}$ ,  $V_{CCOA} = 3.3\text{ V}$ ,  $V_{CCOB} = 2.5\text{ V}$ . Typical  $I_{CC}$  and  $I_{CCO}$  values.
- CLKIn0/CLKIn0\* input is selected.
- Bank A is configured for LVPECL: 4 pairs used with  $R_T = 50\ \Omega$  to  $V_T = V_{CCO} - 2\text{ V}$  (1 pair unused).
- Bank B is configured for LVDS: 3 pairs used with  $R_L = 100\ \Omega$  differential (2 pairs unused).
- REFout is disabled.
- $T_A = 85^\circ\text{C}$

Using the current and power calculations from the previous section, we can compute  $P_{TOTAL}$  and  $P_{DEVICE}$ .

- From [Equation 6](#):  $I_{CC\_TOTAL} = 8.5\text{ mA} + 20\text{ mA} + 26\text{ mA} + 0\text{ mA} = 54.5\text{ mA}$
- From [Table 11-1](#):  $I_{OUT\_LOAD} \text{ (LVPECL)} = (1.6\text{ V} - 0.5\text{ V})/50\ \Omega + (0.75\text{ V} - 0.5\text{ V})/50\ \Omega = 27\text{ mA}$
- From [Equation 7](#):  $I_{CCO\_BANK\_A} = 33\text{ mA} + (4 \times 27\text{ mA}) = 141\text{ mA}$
- From [Equation 8](#):  $P_{TOTAL} = (3.3\text{ V} \times 54.5\text{ mA}) + (3.3\text{ V} \times 141\text{ mA}) + (2.5\text{ V} \times 34\text{ mA}) = 730\text{ mW}$
- From [Equation 9](#):  $P_{RT\_PECL} = ((2.4\text{ V} - 1.3\text{ V})^2/50\ \Omega) + ((1.55\text{ V} - 1.3\text{ V})^2/50\ \Omega) = 25.5\text{ mW}$  (per output pair)
- From [Equation 10](#):  $P_{VTT\_PECL} = 0.5\text{ V} \times [((2.4\text{ V} - 1.3\text{ V})/50\ \Omega) + ((1.55\text{ V} - 1.3\text{ V})/50\ \Omega)] = 13.5\text{ mW}$  (per output pair)
- From [Equation 11](#):  $P_{RT\_HCSL} = 0\text{ mW}$  (no HCSL outputs)
- From [Equation 12](#):  $P_{DEVICE} = 730\text{ mW} - (4 \times (25.5\text{ mW} + 13.5\text{ mW})) - 0\text{ mW} = 574\text{ mW}$

In this example, the IC device will dissipate about 574 mW or 79% of the total power (730 mW), while the remaining 21% will be dissipated in the emitter resistors (102 mW for 4 pairs) and termination voltage (54 mW into  $V_{CCO} - 2\text{ V}$ ).

Based on the thermal resistance junction-to-case ( $R_{\theta JA}$ ) of  $28.5^\circ\text{C/W}$ , the estimated die junction temperature would be about  $16.4^\circ\text{C}$  above ambient, or  $101.4^\circ\text{C}$  when  $T_A = 85^\circ\text{C}$ .

### 11.2.2 Power Dissipation Example #2: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in [Electrical Characteristics](#) are used.

- Maximum  $V_{CC} = V_{CCO} = 3.465$  V. Maximum  $I_{CC}$  and  $I_{CCO}$  values
- CLKIn0/CLKIn0\* input is selected
- Banks A and B are configured for LVPECL: all outputs terminated with  $50\ \Omega$  to  $V_T = V_{CCO} - 2$  V
- REFout is enabled with 5-pF load
- $T_A = 85^\circ\text{C}$

Using the *maximum* supply current and power calculations from the previous section, we can compute  $P_{TOTAL}$  and  $P_{DEVICE}$ .

- From Equation 6:  $I_{CC\_TOTAL} = 10.5\text{ mA} + 27\text{ mA} + 27\text{ mA} + 5.5\text{ mA} = 70\text{ mA}$
- From  $I_{CCO\_PECL}$  max spec:  $I_{CCO\_BANK\_A} = I_{CCO\_BANK\_B} = 197\text{ mA}$
- From Equation 8:  $P_{TOTAL} = 3.465\text{ V} \times (70\text{ mA} + 197\text{ mA} + 197\text{ mA} + 10\text{ mA}) = 1642.4\text{ mW}$
- From Equation 9:  $P_{RT\_PECL} = ((2.57\text{ V} - 1.47\text{ V})^2 / 50\ \Omega) + ((1.72\text{ V} - 1.47\text{ V})^2 / 50\ \Omega) = 25.5\text{ mW}$  (per output pair)
- From Equation 10:  $P_{VTT\_PECL} = 1.47\text{ V} \times [ ((2.57\text{ V} - 1.47\text{ V}) / 50\ \Omega) + ((1.72\text{ V} - 1.47\text{ V}) / 50\ \Omega) ] = 39.5\text{ mW}$  (per output pair)
- From Equation 11:  $P_{RT\_HCSL} = 0\text{ mW}$  (no HCSL outputs)
- From Equation 12:  $P_{DEVICE} = 1642.4\text{ mW} - (10 \times (25.5\text{ mW} + 39.5\text{ mW})) - 0\text{ mW} = 992.4\text{ mW}$

In this worst-case example, the IC device will dissipate about 992.4 mW or 60% of the total power (1642.4 mW), while the remaining 40% will be dissipated in the LVPECL emitter resistors (255 mW for 10 pairs) and termination voltage (395 mW into  $V_{CCO} - 2$  V).

Based on  $\theta_{JA}$  of  $28.5^\circ\text{C/W}$ , the estimated die junction temperature would be about  $28.3^\circ\text{C}$  above ambient, or  $113.3^\circ\text{C}$  when  $T_A = 85^\circ\text{C}$ .




## 11.3 Power Supply Bypassing

The  $V_{CC}$  and  $V_{CCO}$  power supplies should have a high-frequency bypass capacitor, such as 0.1  $\mu\text{F}$  or 0.01  $\mu\text{F}$ , placed very close to each supply pin. Place 1- $\mu\text{F}$  to 10- $\mu\text{F}$  decoupling capacitors nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

### 11.3.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing can help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00301, the signal can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00301, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the  $V_{CCO}$  supply. Figure 11-1 shows the PSRR test setup.



**Figure 11-1. PSRR Test Setup**

A signal generator was used to inject a sinusoidal signal onto the  $V_{CCO}$  supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the  $V_{CCO}$  pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on  $V_{CCO} = 2.5\text{ V}$
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$\text{DJ (ps pk-pk)} = [(2 \cdot 10^{(\text{PSRR} / 20)}) / (\pi \cdot f_{\text{CLK}})] \cdot 10^{12} \quad (13)$$

The *PSRR vs. Ripple Frequency* plots in [Typical Characteristics](#) show the ripple-induced phase spur levels for the differential output types at 156.25 MHz and 312.5 MHz. The LMK00301 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range for all differential output types. The phase spur levels for LVPECL are below -64 dBc at 156.25 MHz and below -62 dBc at 312.5 MHz. Using [Equation 13](#), these phase spur levels translate to Deterministic Jitter values of 2.57 ps pk-pk at 156.25 MHz and 1.62 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for  $V_{CCO} = 3.3\text{ V}$  under the same ripple amplitude and frequency conditions.




## 11.4 Thermal Management

Power dissipation in the LMK00301 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power dissipation times  $R_{\theta JA}$  should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 11-2. More information on soldering WQFN packages can be obtained at: <http://www.ti.com/packaging>.



**Figure 11-2. Recommended Land and Via Pattern**

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 11-2 should connect these top and bottom copper layers and to the ground layer. These vias act as “heat pipes” to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

## 12 Layout

### 12.1 Layout Guidelines

Consider the following guidelines for this device:

- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed. However, soldering to the Thermal Dissipation Pad can be difficult
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

### 12.2 Layout Example




Figure 12-1. LMK00301 Layout Example

## 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

Application Note AN-912 [Common Data Transmission Parameters and their Definitions](#) (SNLA036)

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LMK00301ARHSR</a>	Active	Production	WQFN (RHS)   48	2500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301A
LMK00301ARHSR.A	Active	Production	WQFN (RHS)   48	2500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301A
<a href="#">LMK00301ARHST</a>	Active	Production	WQFN (RHS)   48	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301A
LMK00301ARHST.A	Active	Production	WQFN (RHS)   48	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301A
<a href="#">LMK00301SQ/NOPB</a>	Active	Production	WQFN (RHS)   48	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301
LMK00301SQ/NOPB.A	Active	Production	WQFN (RHS)   48	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301
<a href="#">LMK00301SQE/NOPB</a>	Active	Production	WQFN (RHS)   48	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301
LMK00301SQE/NOPB.A	Active	Production	WQFN (RHS)   48	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301
<a href="#">LMK00301SQX/NOPB</a>	Active	Production	WQFN (RHS)   48	2500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301
LMK00301SQX/NOPB.A	Active	Production	WQFN (RHS)   48	2500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LMK00301

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00301ARHSR	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301ARHST	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00301ARHSR	WQFN	RHS	48	2500	356.0	356.0	36.0
LMK00301ARHST	WQFN	RHS	48	250	208.0	191.0	35.0
LMK00301SQ/NOPB	WQFN	RHS	48	1000	356.0	356.0	36.0
LMK00301SQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
LMK00301SQX/NOPB	WQFN	RHS	48	2500	356.0	356.0	36.0


RHS0048A




# PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



DIM A	
OPT 1	OPT 2
(0.1)	(0.2)



4214990/B 04/2018

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE BOARD LAYOUT


RHS0048A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:12X



SOLDER MASK DETAILS

4214990/B 04/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHS0048A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49  
68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:15X

4214990/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated