




N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^a	Q _g (Typ)			
30	0.050 at V _{GS} = 10 V	4.5	3.16 nC			
	0.080 at V _{GS} = 4.5 V	3.4	3.16 nC			

FEATURES






- PWM Optimized
- 100 % R_q tested
- Compliant to RoHS Directive 2002/95/EC





APPLICATIONS

- · Battery Switch
- DC/DC Converter



Ordering Information: Si2316BDS-T1-E3 (Lead (Pb)-free)

Si2316BDS-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS T	_A = 25 °C, unless oth	nerwise noted			
Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	30	V		
Gate-Source Voltage	V _{GS}	± 20	V		
	T _C = 25 °C		4.5	A	
Continuous Drain Current (T = 150 °C)	T _C = 70 °C	I _D	3.6		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C		3.9 ^{b, c}		
	T _A = 70 °C		3.13 ^{b, c}		
Pulsed Drain Current	I _{DM}	20			
Continuous Source-Drain Diode Current	T _C = 25 °C		1.39		
Continuous Source-Diairi Diode Current	T _A = 25 °C	I _S	1.04 ^{b, c}		
	T _C = 25 °C		1.66		
Maximum Power Dissipation	T _C = 70 °C	В	1.06	W	
Maximum Power Dissipation	T _A = 25 °C	P_{D}	1.25 ^{b, c}		
	T _A = 70 °C		0.8 ^{b, c}	ĺ	
Operating Junction and Storage Temperature Range	T _J , T _{stq}	- 55 to 150	°C		

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{b, d}	≤ 5 s	R _{thJA}	80	100	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	60	75	O/ VV		

Notes:

- a. Based on T_C = 25 °C.
- b. Surface mounted on 1" x 1" FR4 moard.
- c. t = 5 s.
- d. Maximum under Steady State conditions is 130 °C/W.

Si2316BDS

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	<u>'</u>			<u>'I</u>	l		
Drain-Source Breakdown Voltage	V _{DS}	$V_{DS} = 0 \text{ V, } I_{D} = 250 \mu\text{A}$	30			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	-		23.92		ma\1/06	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		5.2		mV/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		3	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zara Cata Valtaga Drain Current	,	V _{DS} = 30 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$			10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
Durin Course On Olate Desisters of		$V_{GS} = 10 \text{ V}, I_D = 3.9 \text{ A}$		0.041	0.050		
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}$		0.064	0.080	Ω	
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15V, I _D = 3.9 A		6		S	
Dynamic ^b	•						
Input Capacitance	C _{iss}			350			
Output Capacitance	C _{oss}			65		_	
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		37		pF	
T. 10 . 0		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 3.9 \text{ A}$		6.35	9.6		
Total Gate Charge	Q _g			3.16	4.8		
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 3.9 \text{ A}$		1.56		nC	
Gate-Drain Charge	Q _{qd}			1.1		1	
Gate Resistance	R _q	f = 1 MHz		2.6	3.9	Ω	
Turn-On Delay Time	t _{d(on)}			4.5	6.75		
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_1 = 4.8 \Omega$		11	16.5	1	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 3.13 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 1 \Omega$		12	18	ns	
Fall Time	t _f			7	10.5		
Turn-On Delay Time	t _{d(on)}			20	30		
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_1 = 6.25 \Omega$		65	98		
Turn-Off Delay Time	t _{d(off)}	$I_D = 2.4 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		11	17	ns	
Fall Time	t _f			23	35		
Drain-Source Body Diode Characteristi	cs						
Continuous Source-Drain Diode Current	Is	T _C = 25 °C			1.39		
Pulse Diode Forward Current ^a	I _{SM}				20	A	
Body Diode Voltage	V _{SD}	I _S = 2.0 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}	-		10	15	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			4	6	nC	
Reverse Recovery Fall Time	t _a	$I_F = 2.0 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		6.6			
Reverse Recovery Rise Time				3.5		ns	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Notes: a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %. b. Guaranteed by design, not subject to production testing.







TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Gate Charge


T_J - Junction Temperature (°C)


On-Resistance vs. Junction Temperature

Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







On-Resistance vs. Gate-to-Source Voltage



T_J - Temperature (°C) **Threshold Voltage**

50


75

100

125

150





 $^{\star}V_{GS}$ > minimum V_{GS} at which $R_{DS(on)}$ is specified

Safe Operating Area

1.6

- 50

- 25

0


25







limit.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





*The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package




Normalized Thermal Transient Impedance, Junction-to-Ambient


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg270445.


Document Number: 70445 S09-1503-Rev. B, 10-Aug-09



SOT-23 (TO-236): 3-LEAD







Dim	MILLIMETERS		INCHES		
	Min	Max	Min	Max	
Α	0.89	1.12	0.035	0.044	
A ₁	0.01	0.10	0.0004	0.004	
A ₂	0.88	1.02	0.0346	0.040	
b	0.35	0.50	0.014	0.020	
С	0.085	0.18	0.003	0.007	
D	2.80	3.04	0.110	0.120	
E	2.10	2.64	0.083	0.104	
E ₁	1.20	1.40	0.047	0.055	
е	0.95 BSC		0.0374 Ref		
e ₁	1.90	BSC			
L	0.40	0.60	0.016	0.024	
L ₁	0.64	0.64 Ref		0.025 Ref	
S	0.50 Ref		0.020 Ref		
q	3°	8°	3°	8°	
ECN: S-03946-Rev. K. 09-	Jul-01				

DWG: 5479

Document Number: 71196 www.vishay.com 09-Jul-01





Mounting LITTLE FOOT® SOT-23 Power MOSFETs

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/doc?72286), for the basis of the pad design for a LITTLE FOOT SOT-23 power MOSFET footprint. In converting this footprint to the pad set for a power device, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

The electrical connections for the SOT-23 are very simple. Pin 1 is the gate, pin 2 is the source, and pin 3 is the drain. As in the other LITTLE FOOT packages, the drain pin serves the additional function of providing the thermal connection from the package to the PC board. The total cross section of a copper trace connected to the drain may be adequate to carry the current required for the application, but it may be inadequate thermally. Also, heat spreads in a circular fashion from the heat source. In this case the drain pin is the heat source when looking at heat spread on the PC board.

Figure 1 shows the footprint with copper spreading for the SOT-23 package. This pattern shows the starting point for utilizing the board area available for the heat spreading copper. To create this pattern, a plane of copper overlies the drain pin and provides planar copper to draw heat from the drain lead and start the process of spreading the heat so it can be dissipated into the ambient air. This pattern uses all the available area underneath the body for this purpose.




FIGURE 1. Footprint With Copper Spreading


Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low-impedance path for heat to move away from the device.

Document Number: 70739 26-Nov-03



RECOMMENDED MINIMUM PADS FOR SOT-23



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.