



Rad-hard high resolution DAC



Ceramic Flat-24

The upper metallic lid is internally connected to pin 8 (DGND)

Maturity status link

RHRDAC1612

Features

- ΣΔ DAC
- 16-bit resolution at 3 kHz bandwidth
- External master clock: 2.4 to 3.6 MHz
- Internal master clock: 3 MHz
- Sampling frequency: 12 ksps at 3 MHz master clock
- Serial peripheral interface (SPI)
- Selectable input format: straight binary or two's complement
- Internally filtered, single-ended output voltage
- · Output feedback pin dedicated for high precision sensing
- 1.8 V/3.3 V digital interfaces
- 3 V to 3.6 V analog supply
- Compatible with the RHF100 1.2 V Vref
- Power-down mode
- 100 krad MIL-STD-883 1019.7
- SEL immune (up to 120 MeV.cm²/mg)
- SEU characterized
- SMD: 5962R16211
- Mass: 1.25 g

Applications

- Space applications
- Telemetry
- Interferometry
- High-accuracy instrumentation

Description

The RHRDAC1612 is a very low-noise, low-frequency, radiation hardened DAC optimized to operate in a bandwidth up to 3 kHz. This DAC has a sigma-delta architecture which provides superior linearity performance and features a very good signal-to-noise ratio of 96 dB@3 kHz.

The DAC operates with a standard SPI input data which it converts into single-ended, internally-filtered voltage outputs. The SPI interface allows write and read mode implementations.

Specifically designed to optimize precision over power consumption, the RHRDAC1612 only dissipates 15 mW at 12 ksps clocking.



1 Functional description

Figure 1. Block diagram




Figure 2. Typical application schematic




Table 1. External filter components

C1	C2	C3	Bw
10 nF	2.2 nF	4.7 nF	3 kHz

DS11661 - Rev 5 page 2/39



2 Pin description

Figure 3. Pin locations




Table 2. Pin descriptions

Pin n.	Pin name	Description	Туре
1	PDN	Power-down (active low) + internal pull-down current source	
2	SDOUT	SPI data output + external pull-down resistor of 33 kΩ	
3	SDIN	SPI data input + internal pull-down current source	
4	SCLK	SPI clock input + internal pull-down current source	Digital
5	CS	Chip select and SPI synchronization + Internal pull-up current source	3
6	SYNC OUT	Master clock divided by OSR, low level during TWU	
7	TESTD	Digital test input, must be connected to DGND	
8	DGND Digital ground		Power
9	IOVCC	IO power supply	Fower
10	MCLKIN	Master clock input, when not used, this input must be connected to DGND	Digital
11	ASRTN	Asynchronous reset (active low) + internal pull-up current source	Digital
12	DVCC	Digital power supply	Power

DS11661 - Rev 5 page 3/39





Pin n.	Pin name	Description	Туре
13	VREFOUT	External voltage reference output power supply	
14	VREFBOOST	External voltage reference boost current	Analog
15	TESTA	Analog test pin, must be left floating	Analog
16	VREFIN	VREFIN External voltage reference input	
17	AVCC	Analog power supply	Power
18	AGND	Analog ground	Fower
19	Ca		
20	Cb	Filter I/O	
21	Сс	Filler I/O	Analog
22	Cd		Analog
23	OFB	Output feedback	
24	OUT	Analog buffered/filtered single-ended output	

DS11661 - Rev 5 page 4/39



3 Radiations

Table 3. Radiation performance of the RHRDAC1612

Туре	Features	Value	Unit
TID	Dose rate = 60 mrad/s up to	100	krad
	SEL immune up to: (with a particle angle of 60° at 125°C)	125	
Heavy lons	SEL immune up to: (with a particle angle of 0° at 125°C)	60	MeV.cm²/mg
	Analog SEFI immune up to:	> 3.3	
	Digital SEFI	< 1.83	
	SET at 25°C immune up to:	> 1.83	
	SEL at 125°C immune up to:	184	
Protons	Analog SEFI immune up to:	184	MeV
FIOLOTIS	Digital SEFI	< 10	iviev
	SET at 25°C	< 10	

3.1 Total ionizing dose (TID)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 TM 1019 specification.

The RHRDAC1612 is RHA QML-V, tested and characterized in full compliance with the MIL-STD-883 specification condition C, (dose rate = 60 mrad/s, full CMOS technology).

All parameters provided in Section 6: Electrical characteristics apply to both pre- and post-irradiation, as follows:

- All test are performed in accordance with MIL-PRF-38535 and test method 1019 ofMIL-STD-883 for total ionizing dose (TID).
- The initial characterization is performed in qualification only on both biased and unbiased parts.
- The initial characterization is performed in qualification only on both biased and unbiased parts.

Each wafer lot is tested at 60 mrad/s only, in the worst bias case condition, based on the results obtained during the initial qualification.

3.2 Heavy ions

The behavior of the RHRDAC1612 when submitted to heavy ions and protons is not tested in production. Heavy ions and protons trials are performed on qualification lots only.

During these trials, Analog and Digital SEFI have been observed. The occurrence of an Analog SEFI is very low, approximately an event over 70 years on GEO (worst case between LEO, SPOT and GEO comparison), but this event is not easily detectable in an application.

In the other hand, the occurrence of a digital SEFI is a little bit more important, approximately an event over 25 years on GEO (worst case between LEO, SPOT and GEO), but it is easily detectable in the application.

Analog SEFI

An analog erroneous output by a SEFI is not possible to detect in an application without using a dedicated circuitry to measure the analog output of the DAC (additional ADC and a dedicated data processing for example).

Then, to prevent analog SEFI, we recommend to perform a global reset of the circuit periodically.

DS11661 - Rev 5 page 5/39



Digital SET and SEFI

The following process describes how to detect a digital SET and a digital SEFI on SPI, and how to correct them:

- After reset and startup phase (DAC fully configured by the user and ready to use), store the values of the registers at the addresses 01h and 02h.
- Update these values whenever a voluntary action of the type "change of mode", "modification of the data", "autocal" etc is performed.
- Periodically (1) read the registers at addresses 01h and 02h
- Register 01h:
 - If configuration (n) = configuration (n-1): the circuit behaves properly, no specific action required.
 - If configuration (n) modified, then rewrite configuration (n-1), taking care to put in standby for some bits if necessary, and read the configuration.

Then:

If configuration (n + 1) = configuration (n-1): the circuit behaves properly, no specific action required.

If configuration (n + 1) different from configuration (n-1): proceed to a global reset of the circuit.

If offset (n) changed (without new autocal): proceed to a global reset of the circuit.

Register 02h:

If data (n) = data (n-1): the circuit behaves properly, no specific action required.

If data (n) is modified, then rewrite data (n-1) and read the data.

Then:

If data (n + 1) = data (n-1): the circuit behaves properly, no specific action required.

if data (n + 1) different from data (n-1): proceed to a global reset of the circuit.

DS11661 - Rev 5 page 6/39




4 DAC operation

4.1 SPI interface

The SPI interface consists of an internal 32 bit input shift register which is connected to the SDIN input. When the chip select signal, CS, is set to low level, the data on SDIN is shifted into the internal shift register on the rising edge of the clock SPI SCLK. Exactly 32 edges of SCLK must be applied to correctly update the shift register. If less than 32 edges is applied and CS goes high, the SPI transaction is aborted.

Figure 4. SPI interface connections for stand-alone operations




Note: The SPI interface is designed for stand-alone operations only. A daisy chain is not possible.

4.1.1 SPI frame format


The expected SPI frame format is shown in Figure 5. SPI frame format below. The 32 bits are divided into 7 bits, 1 bit, and 24 bits of data. The 7 and 1 bits can be used to address the register bank i.e. a R/W bit which determines if it is a read or write command. If the R/W bit is set to 1, the SPI register bank is read. If the R/W bit is set to 0, the SPI register bank is written with the data bits.

Figure 5. SPI frame format



The data are written in the SDIN input with the MSB first. The first bit that enters in the SDIN after the falling edge of the CS is bit 7 of the address that corresponds to the MSB of the first byte. By convention, the address is coded on 7 bits. Figure 6. Address 01h in binary shows address 01h in binary for the first byte that enters in the SPI interface.

Figure 6. Address 01h in binary




4.1.2 SPI write sequence

Figure 7. SPI write sequence describes how the SPI interface works for a write operation. The chip select signal, CS, is pulled low to indicate the start of the transaction. After the falling edge of CS, 32 cycles of SCLK are applied to shift the data on the SDIN into the shift register. The first 7 bits sent by the master on the SDIN indicate which register is to be written, and the next bit sent by the master indicates that a write access of the DAC registers is required (R/W = 0). The last 24 bits sent on the SDIN contain the data to be written to the DAC register. The DAC register specified by the address field is loaded with the data input on the rising edge of the CS.

DS11661 - Rev 5 page 7/39



Figure 7. SPI write sequence



During a write sequence, the output data, SDOUT, remains at a low level.

4.1.3 SPI read sequence

The CS signal is pulled low to indicate the start of a transmission. With CS low, 32 cycles of SCLK are applied to shift the data on the SDIN into the shift register. The first 7 bits sent by the master on the SDIN, indicate to the slave the address of the register to be read. The next bit (R/W = 1) indicates that a read operation is to be performed. The final 24 bits on the SDIN are dummy data. At the eighth rising edge of the SCLK, the contents of the register addressed are loaded into the internal shift register. This requires the shift register to be synchronously preset with the data to be shifted out. Then, the data required to be read are shifted out to the MSB first, on falling edge of the SCLK, with the last 24 cycles of the SCLK on the SDOUT output.

32 cycles

Figure 8. SPI read sequence

4.2 **DAC** configuration registers





Figure 9. Data and control frame format



DS11661 - Rev 5 page 8/39



- Address = 01h
 - Configuration bit register: this 8-bit register is used to configure and control the DAC.
 - Offset byte register: this 8-bit register is used to read the result of the offset calibration of the DAC. The result is in two's complement format. If the value is in the range of 01h to FEh, the autocalibration has gone well. If the value is 00h or FFh, the device cannot compensate the offset and there is an internal problem. If the result is 80h, the device has no offset error to compensate.
- Address = 02h
 - DAC data byte: this 16-bit register is used to set the output voltage of the DAC.

Table 4. DAC configuration bits and function shows the name and the function of each bit.

Table 4. DAC configuration bits and function

Address	Config. bit/data	Name	POR or ASRSTN value	Read/Write possibilities	Description
	0 = LSB	CAL	0	Read	This bit gives the calibration status. If set to 0, it indicates calibration is ongoing. If set to 1, it indicates calibration is complete. This bit is cleared to 0 after reading the configuration bit register.
01h	1	LC	1	Read/Write	 Launch calibration bit: unlike other configuration bits, it performs its function only on transition from 1 to 0, or 0 to 1. The DAC always performs an automatic calibration on wakeup from reset or standby (reference voltage active or not) before going to the operating state. If this bit transitions from 1 to 0 in the calibration state, the calibration cycle is terminated, and the DAC returns to the operating state. If this bit transitions from 0 to 1 in the operating state, a new calibration cycle is started, and the DAC moves to the calibration state. Calibration proceeds using the internal or external master clock. It depends on the RC EN bit value. Before launching an autocalibration, the output voltage must be set to VREFIN (DAC DATA = 8000).
	2	Vseries	0	Read/Write	If this bit is set to 1, it modifies the boost sequence for the Vref. This bit must be set to 1 when using an external series Vref instead of a shunt Vref. This bit is useless if the VREFOUT and VREFBOOST pins are not used. It can only be written in standby mode.
	3	Unused	0	Read	
	4	Unused	1	Read	
	5	RC EN	1	Read/Write	Enable internal RC oscillator. This bit is set to 0 to enable the external master clock input MCLKIN. It can only be written in standby mode.
	6	Unused	1	Read	
01h	7	Two's complement/ straight binary	0	Read/Write	When set to 0, the data format is in straight binary mode and when set to 1, the data format is in two's complement mode.
	8-15	Offset byte register	xxh	Read	This byte contains the results of the offset calibration which are in two's complement format.
02h	0-23	DAC data	800008h	Read/Write	These 16 bits of data set the output DAC voltage. The last bits (16 to 23) are in read-only mode and their reset value is 08h.

DS11661 - Rev 5 page 9/39




4.3 DAC register data update options

DAC register data can be updated in two ways.

Figure 10. Connections between the DAC and the master shows the connections between the master and the DAC.


Figure 10. Connections between the DAC and the master



1. SYNC OUT, signal not used by the master

In this configuration, data entered through the SPI interface are not synchronized with the internal sample rate. Register 2 (register used by the digital processing) is updated with the content of register 1 at the rising edge of SYNC OUT. Register 1 is updated at the rising edge of CS with the condition that 32 cycles of SCLK have been achieved. Figure 11. Asynchronous DAC data update shows this option.

Figure 11. Asynchronous DAC data update



1. SYNC OUT, signal used by the master

In this configuration, data entered through the SPI interface are synchronized with the internal sample rate at the condition that after a rising edge of SYNC OUT, an SPI write transaction starts and finishes before the next rising edge of SYNC OUT. Register 2 (register used by the digital processing) is updated with the content of register 1 at the rising edge of SYNC OUT. Register 1 is updated at the rising edge of CS with the condition that 32 cycles of SCLK have been achieved. Figure 12. Synchronous DAC data update shows this option.

DS11661 - Rev 5 page 10/39



SYNC OUT

Register 2 Update

Write Data

Register 1 Update

Figure 12. Synchronous DAC data update

4.4 DAC transfer function


Thanks to the two's complement/straight binary bit configuration, the RHRDAC1612 can accept data in two formats: two's complement and straight binary.

Table 5. Transfer function shows the formulas used to calculate the transfer function (Vout = f(digital code)) of the RHRDAC1612.

Table 5. Transfer function

Data format	16-bit data
Two's complement	Vout = 2 x Vref x $\frac{Data + 2^{15}}{2^{16}}$
Straight binary	Vout = 2 x Vref x $\frac{Data}{2^{16}}$

Figure 13. Data frame input



4.5 External Vref power-up sequence

The RHRDAC1612 has an internal boost sequence to speed-up the charge of necessary external filtering capacitors used by the reference voltage. The boost sequence can take into consideration both shunt and series Vref thanks to the bit Vseries in the configuration register.

This boost sequence is necessary for the DAC because the auto-calibration is based on the VREFIN input voltage and this voltage must be as accurate as possible (error < LSB).

Figure 14. Internal switches for boost sequence shows the internal switches specifically used for the boost sequence.

DS11661 - Rev 5 page 11/39




Figure 14. Internal switches for boost sequence

Figure 15. Boost sequence shows different steps of the boost sequence.




Figure 15. Boost sequence

DS11661 - Rev 5 page 12/39



4.6 DAC operation flow charts

Figure 16. DAC operation flow chart (main) shows how the DAC manages different situations.




Figure 16. DAC operation flow chart (main)

DS11661 - Rev 5 page 13/39




Figure 17. DAC operation flow chart (continued)

- 1. POR = internal power-on-reset
- 2. Internal MCLK = internal master clock at 3 MHz typical
- 3. Low-power INT CLK = internal low-power clock at 10 kHz
- 4. TWU Vref = wakeup and boost sequence of external Vref
- 5. TWU amps = wakeup of output amplifiers + analog filter
- 6. TWU Vref + TWU amps = TWU in Table 11. Operating conditions (Tamb from -55 °C to 125 °C)
- 7. Reset = reset mode of DAC
- 8. Standy = standy mode of DAC
- 9. Operating = normal operation of DAC.
- 10. CAL = flag that indicates the start/end of the calibration

DS11661 - Rev 5 page 14/39



- 11. Offset change = function that changes the offset register value
- 12. Calibration = function that calibrates the offset error. When the function starts, CAL = 0 and when the function ends, CAL = 1.

4.7 ARSTN and PDN digital pin functions

ARSTN

ARSTN is an input that allows the RHRDAC1612 to be reset asynchronously. This input is active at low level ("0" logic) and has total priority vs. the PDN input and SPI control.

While ARSTN = "0" logic, the registers of the RHRDAC1612 cannot be set. A read of these registers gives 00h.

When ARSTN changes from "0" to "1" logic, all values in the register are set to default as indicated in Table 6. Table 6 (see POR or ARSTN column).

PDN

PDN is an input that allows the RHRDAC1612 to be set asynchronously in standby. This input is active at low level ("0" logic). Despite the standby feature, this input **must be used** to set/reset the bits Vseries and RC EN at address 01h as shown in Figure 17. DAC operation flow chart (continued).

Table 6. Table 6 below shows the truth table of ARSTN and PDN.

ARSTN	PDN	lcc	Vout
0	0	Standby	HiZ state
1	0		
0	1	≈ 2.2 mA	LowZ, equal to ≈ VREFIN (it is not recommended to use this combination)
1	1	Operating	LowZ operating, Vout = f

Table 6. Truth table of ARSTN and PDN

4.8 Power-on-reset (POR) feature

The RHRDAC1612 integrates an internal POR connected to AVCC. POR levels are given in Section 6: Electrical characteristics. If AVCC does not reach 2 V to 2.3 V when AVCC increases, the internal POR forces a reset equivalent to ARSTN = 0. If AVCC does not reach 2 V to 1.7 V when AVCC decreases, the internal POR is not active.

4.9 Power supply sequencing

The RHRDAC1612 has three different power supplies (AVCC, DVCC, and IOVCC). These power supplies must be set and reset as described in Figure 23. DAC timing diagram 2 and the amplitude must respect values in Table 11. Operating conditions (Tamb from -55 °C to 125 °C).

To avoid unwanted behavior on the output during power supply sequencing, it is also advised to keep the ARSTN and PDN inputs at low levels (GND).

4.10 Setting the RHRDAC1612

The RHRDAC1612 can only be programmed through the SPI bus. A specific byte, at address 01h, is dedicated for this purpose (see Table 4. DAC configuration bits and function). Depending on the ARSTN and PDN pin levels, the following table shows what can be writen or read in this specific byte. Refer also to Figure 17. DAC operation flow chart (continued).

DS11661 - Rev 5 page 15/39



	WRITE sequence				READ s	equence		
	ARST	N = 0	ARS	ΓN = 1	ARSTN = 0		ARSTN = 1	
	PDN = 0	PDN = 1	PDN = 0	PDN = 1	PDN = 0	PDN = 1	PDN = 0	PDN = 1
CAL			NA (2)	NA	NA OK X	X	ОК	ОК
LC			INA (=/					
Vseries	X (1)	X		NIA				
RC EN		_	OK (3)	INA				
Two's complement				OK				

Table 7. Control bit possibilities

- 1. X = action impossible, result is always 0
- 2. NA = not applicable
- 3. OK = action possible

Vseries, RC EN, and LC

- Vseries indicates if a shunt or series reference voltage is connected to the VREFIN pin and is supplied by the VREFOUT pin. The Vseries bit is only used when the RHRDAC1612 is woken up by the PDN pin ("0" to "1"). So, the write of this bit is only possible when PDN = 0.
- RC EN indicates if the DAC uses the internal or the external master clock. As it is not advised to switch clocks during operation, this bit can be written only when PDN = 0.
- LC is used to launch the output offset auto-calibration. Offset calibration is useful only when the DAC is in operating mode. Consequently, calibration is performed only when PDN = 1.

Output voltage at startup

When the PDN goes from 0 to 1, RHRDAC1612 enters wakeup mode for a maximum period of 440 ms (TWU + CALT). During this time, Vout is set to VREFIN with a lowZ output impedance, whatever the DAC data code written at address 02h. At the end of 440 ms, the output voltage is set to the code present at this time in the DAC data (address 02h).

Examples of RHRDAC1612 settings

- 1. External Vref = shunt, internal master clock used
 - a. Power-up the DAC and during this sequence, keep ARSTN and PDN at GND
 - b. Set ARSTN to 1
 - c. Set the two's complement bit and DAC data word if necessary
 - d. There is no need to set Vseries and RC EN because, by default, they are on the Vref shunt and internal master clock
 - e. Set PDN to 1
 - f. Wait a maximum period of 440 ms (the wakeup time)
 - g. After 440 ms, launch an auto-calibration cycle with the LC bit
 - h. After a maximum period of 40 ms, the DAC is ready to use
- 2. External Vref = shunt, external master clock used
 - a. Power-up the DAC and during this sequence, keep ARSTN and PDN at GND
 - b. Set ARSTN to 1
 - c. Set the two's complement bit and DAC data word if necessary
 - d. There is no need to set Vseries
 - e. Set the RC EN bit for the external master clock
 - f. Set PDN to 1
 - g. Wait a maximum period of 440 ms (the wakeup time)
 - h. After 440 ms, launch an auto-calibration cycle with the LC bit
 - i. After a maximum period of 40 ms, the DAC is ready to use

DS11661 - Rev 5 page 16/39



4.11 SYNC OUT pin

SYNC OUT is an output that mirrors the internal clocking of the RHRDAC1612.

This pin can be used to synchronize a master when an accurate timing is requested (see Section 4.3: DAC register data update options). However, depending on the state of the RHRDAC1612, five scenarios below can be described for the SYNC OUT pin.

- During operation and when the internal master clock is chosen, SYNC OUT frequency = internal master clock/256 = 9.6 kHz to 14.4 kHz.
- During operation and when the external master clock is chosen, SYNC OUT frequency = external master clock/256 = 12 kHz for ExtMCLK = 3 MHz.
- When PDN goes from 0 to 1, during t8 time (see Section 6: Electrical characteristics), SYNC OUT frequency = low-speed internal clock/256 ≈ 32 kHz/256 = 125 Hz.
- When PDN goes from 1 to 0, during t9 time (see Section 6: Electrical characteristics), SYNC OUT frequency = low-speed internal clock/256 ≈ 32 kHz/256 = 125 Hz.
- When PDN = 0, SYNC OUT output is disabled.

4.12 Output feedback pin

A dedicated output feedback pin is available to sense the output voltage as close as possible to the load to avoid errors due to parasitic resistance. Figure 2. Typical application schematic shows how the connection must be made.

Note that the C2 capacitor can be organized as presented in Figure 2. Typical application schematic but, it can also be directly connected to OUT as presented in the following figure.




Figure 18. Another connection for C2

4.13 Pull-up and pull-down on digital inputs

To prevent floating digital inputs, the RHRDAC1612 integrates dedicated pull-ups or pull-downs vs. the IOVCC and/or DGND pins (see table below). These pull-ups or pull-downs are current source and their values are given in Table 11. Operating conditions (Tamb from -55 °C to 125 °C).

Pin	Pin assignment
ARSTN	Pull-up
PDN	
MCLKIN	Pull-down
SDIN	F dil-dowi1
SCLK	
CS	Pull-up

Table 8. Pull-up and pull-down pin assignments

DS11661 - Rev 5 page 17/39



These pull-ups or pull-downs mean that if all the digital inputs are left floating, the RHRDAC1612 is reset and consequently put into standby mode.

SDOUT

SDOUT does not have an internal pull-up or pull-down functionality. Consequently and to avoid standby current fluctuating in standby mode, it is mandatory to place an external pull-down resistor vs. DGND as represented in Figure 2. Typical application schematic. A good choice of resistor is $33 \text{ k}\Omega$.

4.14 Anti-aliasing output filter design

The RHRDAC1612 integrates roughly all the necessary components to make a third-order low pass output filter. The only external components needed are three capacitors as represented in Figure 2. Typical application schematic.

The following figure shows a simplified view of what is inside the RHRDAC1612 output stage.




Figure 19. Simplified RHRDAC1612 output stage

- 1. A1 and A2 are two auto zero operational amplifiers
- 2. All resistors are inside the RHRDAC1612
- 3. Access nodes Ca to Cd and OUT allow connection to the external capacitors C1 to C3

The relationship between the capacitors is as follows: $C1 = 5 \times C0$, C2 = C0, $C3 = 2.5 \times C0$ where C0 is the "common" capacitor. For a -3 dB cut-off frequency at 3 kHz, C0 = C2 = 2 nF, C1 = 10 nF, and C3 = 5 nF

If you request a different -3 dB cut-off frequency, you can calculate a $C0' = C0 \times (3 \text{ kHz/F0'})$. For example, you request a -3 dB about 1 kHz, $C0' = C0 \times 3$ and then, C1 = 30 nF, C2 = 6 nF and C3 = 15 nF.

For 3 kHz, we chose a combination: C1 = 10 nF, C2 = 2.2 nF, and C3 = 4.7 nF. This was because 2 nF and 5 nF are not values we usually find. This combination gives a -3 dB cut-off frequency of 3.2 kHz which has a very similar shape to C1 = 10 nF, C2 = 2 nF, and C3 = 5 nF (see Section 6: Electrical characteristics).

Overall, the relationship used is C1 = $4.5 \times C0$, C2 = C0 and C3 = $2.2 \times C0$. Of course, if you request another -3 dB cut-off frequency, C0' becomes C0' = C0 x ($3.2 \times Hz/F0$ ')

Note on choice of C1, C2 and C3

The second harmonic of RHRDAC1612 for a -1 dBFs is -89.5 dbC. To reach such performance, the choice of C1, C2, and C3 is really important. If you use a capacitor with high dC/dV, like a ceramic capacitor, the non-linearity induced by such a capacitor brings additional distortion and drastically reduces performance.

The best choice is to select a capacitor with low dC/dV. Film capacitors are good (see Section 6: Electrical characteristics). Even if they have a higher parasitic inductance compared to ceramic capacitors, this does not pose any problem in the targeted frequency range (less than 30 kHz).

4.15 Auto-calibration feature

The RHRDAC1612 includes an auto-calibration feature that can be requested on demand through the SPI bus thanks to the LC bit (see Table 4. DAC configuration bits and function).

Before launching an auto-calibration, the output voltage must be set to VREFIN (DAC data = 8000h). If this condition is not respected, the auto-calibration can be made without errors but, a high glitch amplitude appears on the output at the end of calibration.

DS11661 - Rev 5 page 18/39



Auto-calibration acts on the output offset voltage in the range ± 4 mV and a resolution step of 31 μ V. Auto-calibration results are given for information. They can be found in bit 8 to 15 of the register at address 01h (see Table 4. DAC configuration bits and function). The number in this byte is signed with the following characteristics:


- 128 is the offset correction which is 0
- Between 1 to 127 is the negative internal correction
- Between 129 to 254 is the positive internal correction
- 0 or 255 is "auto-calibration failed" which means the offset is out of the calibration range.

Note:

Due to the discrete nature of the auto-calibration feature (31 μ V), a repeating auto-calibration sequence with an output voltage, output current, input voltage reference, and temperature unchanged, can give a different number each time.

The following figure shows a simplified schematic of the output stage with the auto-calibration feature.

Figure 20. Simplified schematic of output stage with auto-calibration feature



During normal operation, S1 to S3 are closed and the auto-calibration feedback is disabled. When auto-calibration is requested, S1 to S3 are open. During calibration, OUT voltage stays roughly at the value settled before the calibration request thanks to C1, C2, and the auto-calibration time. At the end of calibration, S1 to S3 are closed and OUT behavior can be as follows:

- No offset change and DAC data unchanged in address 02h during calibration i.e. OUT remains constant.
- Offset changes and DAC data unchanged in address 02h during calibration i.e. OUT has a step corresponding to offset correction value.
- No offset change and DAC data changed in address 02h during calibration i.e. OUT has a step corresponding to DAC data change value.
- Offset changes and DAC data changed in address 02h during calibration i.e. OUT has a step corresponding to DAC data change value ± the offset correction.

The following figure shows the output behavior during an auto-calibration. The output voltage has been set to VREFIN.

DS11661 - Rev 5 page 19/39






Figure 21. Output voltage behavior during calibration

5 ms/div, Vout = 10 mV/div, CS = 1 V/div

Note on the CAL bit

The CAL bit is a read-only bit that gives the calibration status.

- 1. "0" indicates:
 - a. The idle state if the calibration was not requested with the LC bit before "0" was read.
 - b. Calibration is ongoing if the calibration was requested with the LC bit before "0" was read.
- 2. "1" indicates that the calibration has ended. "1" is automatically reset to "0" when this bit is read.

Note:

After a wakeup with PDN from "0" to "1" (see Section 4.10: Setting the RHRDAC1612), an auto-calibration is automatically made. Consequently, the first read of CAL after this wakeup is "1".

4.16 VREFIN input

The RHRDAC1612 output voltage is directly proportional to the VREFIN input voltage. Any variation on VREFIN (e.g. noise, absolute precision, temperature) is proportionally copied on the output voltage.

RHF100 is an STMicroelectronics 1.2 V precision shunt reference voltage. The RHRDAC1612 has been designed to work optimally with the RHF100.

In Figure 2. Typical application schematic, the low-pass filter created by the 1 k Ω /10 μ F eliminates most of the noise produced by the RHF100. On the RHF100, the 0.1 μ F in parallel ensures stability while the 10 k Ω resistor biases the RHF100 through the VREFOUT pin power supply.

DS11661 - Rev 5 page 20/39



4.17 VREFOUT output

This pin is used to provide a power supply through AVCC to the external reference connected to VREFIN (see Figure 14. Internal switches for boost sequence). This output is directly driven by the PDN pin and when the RHRDAC1612 is set in standby, VREFOUT is disconnected from AVCC thereby putting the reference voltage in standby. The internal switch can handle up to 12 mA allowing connection to a wide range of external references.

Table 9. VREFOUT behavior vs. PDN and ARSTN

PDN	ARSTN	VREFOUT
0	0	
0	1	HiZ
1	0	
1	1	AVCC

4.18 TESTA and TESTD pins

TESTA and TESTD pins are used for making industrial tests on the ATE. These pins are not used in normal operation. TESTA must be left floating and TESTD must be connected to DGND.

DS11661 - Rev 5 page 21/39



Absolute maximum ratings and operating conditions

Table 10. Absolute maximum ratings

Symbol	Parameter	Values	Unit
AVCC	Analog supply voltage	4.5	
DVCC	Digital supply voltage	4.5	
IOVCC	Digital buffer supply voltage	4.5	V
V_{IN_Ana}	Analog inputs: bottom limit ≥ top limit	-0.3 ≥ AVCC+ 0.3	
V _{IN_Dig}	Digital inputs: bottom limit ≥ top limit	-0.3 ≥ IOVCC + 0.3	
I _{Dout}	Digital output current	-10 to 10	mA
T _{stg}	Storage temperature	-65 to 150	°C
R _{thjc}	Thermal resistance junction-to-case	22	°C/W
R _{thja}	Thermal resistance junction-to-ambient	60	C/VV
ESD	HBM (human body model) (1)	2	kV
I _{ESD diode}	Continuous current in ESD diode	10	mA

Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

Table 11. Operating conditions (Tamb from -55 °C to 125 °C)

Symbol	Parameter	Min	Тур	Max	Unit
AVCC	Analog supply voltage	3	3.3	3.6	
DVCC	Digital supply voltage	3	3.3	3.6	
AVCC - DVCC	Differential voltage	-0.2	0	0.2	
IOVCC	I/O supply voltage	1.6		DVCC	
DVCC - IOVCC	Differential voltage	0		2	
V _{ref}	External reference voltage	1	1.2	1.4	V
V _{IL}	Digital input voltage low level	0		0.4	
V _{IH}	Digital input voltage high level	0.8 x IOVCC		IOVCC	
V _{OLD}	Digital output voltage low level with 1 mA sink current	0		0.4	
V _{OHD}	Digital output voltage high level with 1 mA source current	IOVCC - 0.4 V		IOVCC	
I _{IHD}	Digital internal pull-down current source (Vs. DGND), pins PDN, SCLK, SDIN, and MCLKI = IOVCC	100		300	
I _{ILD}	Digital internal pull-up current source (Vs. IOVCC), pins CS and ARSTN = DGND	-300		-100	μA
Bw	Bandwidth, C1 = 10 nF, C2 = 2.2 nF, C3 = 4.7 nF		3		kHz
MCLKI	Internal master clock	2.4	3	3.6	MHz
MCLKE	External master clock	2.4	3	3.6	IVIHZ
dt	External master clock duty cycle	40	50	60	%
jt	External master clock jitter, bench evaluation			100	ps
CL	Capa-load guaranteed by design, stability, noise	100		200	pF

DS11661 - Rev 5 page 22/39



6 Electrical characteristics

Unless otherwise specified, the test conditions in Table 12 are: AVCC = DVCC = 3 V to 3.6 V, IOVCC = 1.6 V to 3.6 V, Ext MCLKIN = 3.072 MHz, external V_{ref} = 1.2 V, Cload = 100 pF, T_{amb} = -55 °C to 125 °C.

Table 12. Electrical characteristics

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
IccA	Current consumption on AVCC	PDN = ARSTN = IOVCC		4	4.7	mA	
IccD	Current consumption on DVCC internal clock (1)	PDN = ARSTN = IOVCC		640 750			
IccIO	Current consumption on IOVCC internal clock (2)	PDN = ARSTN = CS = IOVCC		5	10	uA	
IccStdby	Total current consumption in standby mode	PDN = 0.4 V, ARSTN = CS = IOVCC, Ext MCLK = OFF		100	200		
POR level	Internal power on reset threshold levels	VCC increasing	2.02		2.3	V	
FOR level	Internal power-on-reset, threshold levels	VCC decreasing	1.7		2	V	
RON1	Between AVCC and VREFOUT		30		70		
RON2	Between AVCC and VREFBOOST				350	Ω	
RON3	Between VREFBOOST and VREFIN		30		70		
LSB	Lowest significant bit	Vref = 1.2 V		36.6		μV	
Vmax	High output rail			2 x Vref		V	
Vmin	Low output rail on 10 $k\Omega$ load connected to GND				12	mV	
LRsink	Ouput load regulation with 100 μA output sink			20	150	μV	
LRSIIK	current	Vout = 1.2 V (middle code)		0.54	4.1	LSB	
I Decume	Ouput load regulation with 1 mA output source	Vout = 1.2 V (middle code)		20	150	μV	
LRsource	current			0.54	4.1	LSB	
Ge	Gain error	Vref = 1.2 V	-0.35	-0.55	-0.75	%	
dGe/dT	Cain array drift up tamparatura	Vref = 1.2 V, average value		2.4		5100	
aGe/a1	Gain error drift vs. temperature	Vref = 1.2 V, standard deviation		1.3		ppm/°C	
Oe	Offset error (ofter a collibration acquience) (4)	Vref = 1.2 V	-150		150	μV	
Oe	Offset error (after a calibration sequence) (4)	VIEI - 1.2 V	-4.1		4.1	LSB	
dOo/dT	Offset error drift vs. temperature, calibration at	Vref = 1.2 V, average value		0.9			
dOe/dT	-55 °C and 125 °C	Vref = 1.2 V, standard deviation		0.3		μV/°C	
INL	Integral non-linearity (guaranteed by distortion measurement)	Vref = 1.2 V, LSB = 36.6 μV	-4.5	±2.5	+4.5	LSB	
dINL/dT	Linearity error drift ve temperature	Vref = 1.2 V, average value		5.4		1.00/02	
UINL/U1	Linearity error drift vs. temperature	Vref = 1.2 V, standard deviation		0.8		mLSB/°C	
DNL	Differential non-linearity Vref = 1.2 V, Ta = 25 °C			± 0.3		LSB	
	Naise level for Vrof = 1.2 V and	Ta = -55 °C		21			
	Noise level for Vref = 1.2 V and BW = 0.1 Hz - 10 Hz	Ta = 25 °C		15			
N	0.1112 - 10112	Ta = 125 °C		13		u\/rme	
IN	Noise level for Vrof = 4.2.V and	Ta = -55 °C		12		μVrms	
	Noise level for Vref = 1.2 V and BW = 10 Hz - 3 kHz	Ta = 25 °C		16	19		
	DVV - 10 112 - 3 KI 12	Ta = 125 °C		24			

DS11661 - Rev 5 page 23/39



Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
	O	Ta = -55 °C		215			
e _n	Spectral noise density at 1 kHz and Vref = 1.2 V	Ta = 25 °C		260	345	nV/VHz	
	Viei = 1.2 V	Ta = 125 °C		370			
SNR	Output signal to noise ratio		93	96		dB	
SFDR	Spurious free dynamic range	Vref = 1.2 V, BW = 10 Hz - 3 kHz, sine at 64 Hz and -1 dBFS,	89.5				
THD	H2	Ta = 25 °C			-89.5	dBc	
טחו	H3				-100	-100	
St	Settling time at 0.1 % on 100 pF load	BW = 3 kHz, Ta = 25 °C		8.0		ms	
SYNC OUT	Master start divided by OCD (OCD = OFC)	Internal MCLK	9.6	12	14.4	kHz	
freq.	Master clock divided by OSR (OSR = 256)	External MCLK	9.6	12	14.4		
SYNC OUT	CVAIC OUT pulse duration trules = 0/MCLI/v	Internal MCLK	2.2	2.66	3.32	μs	
pulse	SYNC OUT pulse duration, tpulse = 8/MCLKx	External MCLK	2.2	2.66	3.32		
0	DAG	Internal MCLK	9.6	12	14.4	ksps	
Sample rate	DAC sample rate (MCLK/256)	External MCLK	9.6	12	14.5		
Iref	Input reference current	Vref = 1 V to 1.4 V			1	μA	
PSRR	Power supply rejection ratio	100 Hz/200 mVpp ripple		80		dB	
TWU ⁽⁵⁾ (6)	Wakeup time (during TWU, the DAC cannot be used) (7)		230	310	440	ma	
CALT	Calibration time (during CALT, the DAC cannot be used) ⁽⁸⁾			20	40 ms		
Vwu	Wakeup output voltage	During TWU		Vref			

- 1. In case of external master clock, IccD is divided by 2
- 2. In case of external master clock, add 20 μA to 30 μA to IccIO
- 3. If PDN connected to IOVCC pin, add I_{IH} current
- 4. Due to internal ADC LSB value calibration sequencer, after each calibration a difference of about 20 to 30 µV can be observed.
- 5. Settling time of analog output filter is not taken into account
- 6. Post irradiation test measurement is not performed, however this parametric limits are guaranteed by characterization
- 7. Add CALT time for the total TWU.
- 8. Tested during offset error test by applying a calibration time lower than the maximum time specified.

Unless otherwise specified, the test conditions in Table 2 are: AVCC = DVCC = 3 V to 3.6 V, IOVCC = 1.6 V to 3.6 V, T_{amb} = $-55 ^{\circ}$ C to $125 ^{\circ}$ C. Conditions are guaranteed by design, correlation, and pattern tests.

Table 13. Timing characteristics

Symbol	Parameter	Min	Max	Unit
t1 ⁽¹⁾	Internal POR high level to ARSTN high level threshold	100		μs
t2 ⁽²⁾	ARTN high level threshold to PDN high level threshold	50		ns
t3 ⁽²⁾	PDN high level threshold to CS low level threshold	1		ms
t4 ⁽²⁾	PDN high level threshold to stable output voltage without any SPI commands		480	ms
t5 ⁽¹⁾	CS high level threshold to effective output voltage change		5500/MCLK	S
t6 ⁽¹⁾	PDN low level threshold to effective HiZ output		5	
t7 ⁽¹⁾	Internal POR low level to effective HiZ output (to do with PDN falling before)		5 m	

DS11661 - Rev 5 page 24/39



Symbol	Parameter	Min	Max	Unit	
t8 ^{(3) (1)}	PDN high level threshold to effective SYNC OUT signal ON		490	ms	
t9 ^{(3) (1)}	PDN low level threshold to effective SYNC OUT signal OFF		10	1113	
t10 ⁽¹⁾	ARSTN low level threshold to SYNC OUT signal OFF		100	μs	
t11 ⁽¹⁾	PDN high level threshold to first calibration sequence	t4 max + 100 μs		ms	
t12 ⁽¹⁾	MCLK OFF before PDN high level threshold		500		
t13 ⁽¹⁾	MCLK ON after PDN low level threshold	500		μs	
t14 ⁽¹⁾	PDN pulse width low	20			
t15 ⁽¹⁾	ARSTN pulse width low	1		ms	
t16 ⁽²⁾	CS low level threshold to rising egde of SCLK	1		ns	
t17 ⁽²⁾	Data setup time	25			
t18 ⁽²⁾	Data hold time	25		ns	
t19 ⁽²⁾	SCLK period	125			
t20 ⁽²⁾	SCLK low time	50			
t21 ⁽²⁾	SCLK high time	50			
t22 ⁽¹⁾	SCLK rising edge to CS high level threshold	65			
t23 ⁽¹⁾	Minimum CS time at high level	125		ns	
t24 ⁽²⁾	SDOUT setup time from SCLK falling edge		20		
t25 ⁽²⁾	SDOUT hold time from SCLK falling edge	7		ns	
t26 ⁽²⁾	VCCA, DVCC, IOVCC positive slew rate	300	0.003	V/ms	
t27 ⁽¹⁾	Delay between POR high level to AVCC min. value		100	m-	
t28 ⁽¹⁾	Delay between AVCC min., value to IOVCC min. value		100	ms	
t29 ⁽²⁾	VCCA, DVCC, IOVCC negative slew rate	300	0.003	V/ms	
t30 ⁽¹⁾	Delay between POR low level to DVCC = 0.5 V		100	ma	
t31 ⁽¹⁾	Delay between POR low level to IOVCC = 0.5 V		100	ms	

^{1.} Guaranteed by characterization.

DS11661 - Rev 5 page 25/39

^{2.} Guaranteed by functional test.

^{3.} See Section 4.1.1: SPI frame format





Figure 22. DAC timing diagram 1

DS11661 - Rev 5 page 26/39

Figure 23. DAC timing diagram 2







Figure 24. DAC timing diagram 3





DS11661 - Rev 5 page 27/39





Electrical characteristic curves














DS11661 - Rev 5 page 28/39



Figure 31. INL vs. input code, internal master clock, AVCC 1.5 0.5 (lsb) 0.0 -1.0 Vcc = 3.6VInternal Clock -1.5 Vref = 1.2V -2.0 Ta = 25°C -2.5 10000 20000 30000 Input Code (dec)

AVCC = 3.6 V

1.0

0.5

0.0

1.0

Vcc = 3.6V


Internal Clock
Vref = 1.2V


Ta = 25°C


1.00

Input Code (dec)

Figure 33. INL vs. input code vs. temperature, internal master clock, AVCC = 3 V 2.5 2.0 1.5 0.5 (lsb) \exists -0.5 Vcc = 3V -1.5 Ta = -55°C Internal Clock - Ta = +125°C - Ta = +25°C Vref = 1.2V -2.5 10000 50000 60000 20000 30000 40000 Input Code (dec)







DS11661 - Rev 5 page 29/39



-0.5

-1.5

-2.5

– Ta = -55°C – Ta = +125°C – Ta = +25°C

20000

10000

Figure 37. INL vs. input code vs. temperature, external master clock, AVCC = 3.3 V 2.5 Vcc = 3.3V2.0 External Clock Vref = 1.2V 1.5 1.0 0.5 (ISP) 0.0

Figure 38. INL vs. input code vs. temperature, external master clock, AVCC = 3.6 V Vcc = 3.6V 2.0 External Clock 1.5 Vref = 1.2V 1.0 0.5 INL (Isb) 0.0 -1.0 -1.5 Ta = -55°C Ta = +125°C -2.0 Ta = +25°C -2.5 20000 60000 10000 30000 40000 Input Code (dec)

Figure 39. Gain error vs. AVCC vs. temperature, internal master clock

30000

Input Code (dec)

40000

50000

60000




Figure 40. Gain error vs. AVCC vs. temperature, external master clock




Figure 41. Spectral noise density vs. temperature





Figure 42. Signal to noise ratio vs. temperature



DS11661 - Rev 5 page 30/39



Figure 43. Distortion vs. AVCC vs. temperature, internal master clock




Figure 44. Distortion vs. AVCC vs. temperature, external master clock




Figure 45. Voltage spectrum vs. frequency, external master clock




Figure 46. Load regulation vs. input code




Figure 47. PSRR vs. frequency vs. temperature, lower code input






Figure 48. PSRR vs. frequency vs. temperature, middle code input



DS11661 - Rev 5 page 31/39



Figure 49. PSRR vs. frequency vs. temperature, higher code input



DS11661 - Rev 5 page 32/39



Package information


To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS11661 - Rev 5 page 33/39



8.1 Ceramic Flat-24 package information

Figure 50. Ceramic Flat-24 package outline



1. The upper metallic lid is internally connected to pin number 8 (DGND)

Table 14. Ceramic Flat-24 mechanical data

	Dimensions								
Ref.		Millimeters		Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
А	2.31	2.54	2.77	0.091	0.100	0.109			
A1	0.66		1.14	0.026		0.045			
b	0.38	0.33	0.48	0.015	0.013	0.019			
С	0.1	0.125	0.15	0.004	0.005	0.006			
D	15.34	15.49	15.64	0.604	0.610	0.616			
E	9.52		9.78	0.375		0.385			
E2	6.96		7.26	0.274		0.286			
E3		1.27			0.050				
е		1.27			0.050				
L	6.35		9.4	0.25		0.37			
S1		0.13			0.005				

DS11661 - Rev 5 page 34/39



9 Ordering information

Table 15. Order codes

Order code	SMD (1)	Quality Level	Mass	Package	Lead-finish	Marking ⁽²⁾	Packing
RH-DAC1612K1	-	Engineering model		Flat-16 with	Gold	RH-DAC1612K1	Conductive Strip
RHRDAC1612K01V	E000D40044	5962R16211 QML-V Flight	1 25 a	grounded lid	Gold	5962R1621101VXC	pack
RHRDAC1612K02V	5902R10211	1 QML-V Flight			Solder Dip	5962R1621101VXA	

- 1. Standard microcircuit drawing.
- 2. Specific marking only. Complete marking includes the following:
 - ST logo
 - Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)
 - Country of origin (FR = France)

Note: Contact your ST sales office for information about the specific conditions for products in die form.

DS11661 - Rev 5 page 35/39



10 Shipping information

Date code

The date code is structured as follows: x = 3 (EM only), assembly location Rennes (France) yy = last two digits of the year ww = week digits z = lot index of the week

Engineering model: EM xyywwz QML flight model: FM yywwz **Product documentation**

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in Table 16 below.

DS11661 - Rev 5 page 36/39



The Certificate of Conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the Certificate of Conformance, is provided on a CDROM.

Table 16. Product documentation

Quality level	Item ⁽¹⁾
	Certificate of Conformance including:
	Customer name
	Customer Purchase Order number
	ST Sales Order number & Item
Engineering Model	ST Part Number
Engineering woder	Quantity delivered
	Date Code
	Reference to ST datasheet
	Reference to TN1181 on Engineering Models
	ST Rennes assembly lot ID
	Certificate of Conformance including:
	Customer name
	Customer Purchase Order number
	ST Sales Order number & Item
	ST Part Number
	Quantity delivered
	Date Code
	Serial numbers
	Group C reference
QML-V Flight	Group D reference
	Reference to the applicable SMD
	ST Rennes assembly lot ID
	Quality Control Inspection (groups A, B, C, D, E)
	Screening electrical data in/out summary
	Precap report
	PIND test (2)
	SEM inspection report (3)
	X-Ray plates

- 1. Contact ST for details on the documentation of other quality levels.
- 2. PIND: Particle Impact Noise Detection.
- 3. SEM: Scanning Electronic Microscope.

DS11661 - Rev 5 page 37/39



Revision history

Table 17. Document revision history

Date	Revision	Changes
07-Mar-2017	1	Initial release
20-Jul-2017	2	Added QML-V Flight Model references. Minor changes throughout the document.
14-Nov-2024	3	Updated package figure on the cover page, t22, t23, t24 and t25 values in Section 6, in Figure 24 modified t24 and t25 (from SCLK falling edge). Added new Section 10: Shipping information.
02-Dec-2024	4	Updated t24, t25 parameter in Table 13 and Figure 24.
23-Jan-2025	5	Updated figure in cover page, Section 4.1.3, Figure 7, Figure 8 and Figure 24.

DS11661 - Rev 5 page 38/39



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS11661 - Rev 5 page 39/39