# Advance Information

# 1M x 4 CMOS Dynamic RAM

# **Fast Page Mode**

The MCM44400B is a  $0.8\mu$  CMOS high–speed dynamic random access memory. It is organized as 1,048,576 four–bit words and fabricated with CMOS silicon–gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM44400B requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J–lead small outline package.

- Three-State Data Output
- · Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh:

MCM44400B = 16 msMCM4L4400B = 128 ms

• Fast Access Time (tRAC):

MCM44400B-60 and MCM4L4400B-60 = 60 ns (Max)

MCM44400B-70 and MCM4L4400B-70 = 70 ns (Max)

MCM44400B-80 and MCM4L4400B-80 = 80 ns (Max)

• Low Active Power Dissipation:

MCM44400B-60 and MCM4L4400B-60 = 605 mW (Max)

MCM44400B-70 and MCM4L4400B-70 = 550 mW (Max)

MCM44400B-80 and MCM4L4400B-80 = 495 mW (Max)

• Low Standby Power Dissipation:

MCM44400B and MCM4L4400B = 11 mW (Max, TTL Levels)

MCM44400B = 5.5 mW (Max, CMOS Levels)

MCM4L4400B = 1.1 mW (Max, CMOS Levels)


# MCM44400B MCM4L4400B



N PACKAGE 300 MIL SOJ CASE 822B-01

#### **PIN NAMES**

A0 – A9 Address Inputs	3
<u>D</u> Q0 – DQ3 Data Input/Outpu	t
G Output Enable	Э
W Read/Write Enable	Э
RAS Row Address Strobe	Э
CAS Column Address Strobe	Э
V <sub>CC</sub> Power Supply (+ 5 V	)
VSS Ground	t




This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1 10/95



#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	– 1 to + 7	V
Data Out Current	l <sub>out</sub>	50	mA
Power Dissipation	PD	1	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

## RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V
Logic Low Voltage, All Inputs	V <sub>IL</sub>	- 1.0	_	0.8	V

#### DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current  MCM44400B–60 and MCM4L4400B–60, t <sub>RC</sub> = 110 ns  MCM44400B–70 and MCM4L4400B–70, t <sub>RC</sub> = 130 ns  MCM44400B–80 and MCM4L4400B–80, t <sub>RC</sub> = 150 ns	ICC1	_ _ _	110 100 90	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>IH</sub> )	ICC2	_	2.0	mA	
V <sub>CC</sub> Power Supply Current During RAS–Only Refresh Cycles (CAS = V <sub>IH</sub> )  MCM44400B–60 and MCM4L4400B–60, t <sub>RC</sub> = 110 ns  MCM44400B–70 and MCM4L4400B–70, t <sub>RC</sub> = 130 ns  MCM44400B–80 and MCM4L4400B–80, t <sub>RC</sub> = 150 ns	ICC3	_ _ _	110 100 90	mA	1, 2
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle (RAS = $V_{IL}$ ) MCM44400B–60 and MCM4L4400B–60, tpc = 45 ns MCM44400B–70 and MCM4L4400B–70, tpc = 45 ns MCM44400B–80 and MCM4L4400B–80, tpc = 50 ns	I <sub>CC4</sub>	_ _ _	110 100 90	mA	1, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V)  MCM44400B  MCM4L4400B	I <sub>CC5</sub>	_	1.0 200	mΑ μΑ	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM44400B–60 and MCM4L4400B–60, $t_{RC}$ = 110 ns MCM44400B–70 and MCM4L4400B–70, $t_{RC}$ = 130 ns MCM44400B–80 and MCM4L4400B–80, $t_{RC}$ = 150 ns	I <sub>CC6</sub>	_ _ _	110 100 90	mA	1
$V_{CC}$ Power Supp <u>ly Current, Battery Backup Mode — MCM4L440</u> 0B Only (t <sub>RC</sub> = 125 μs; CAS = CAS Before RAS Cycling or 0.2 V; G, W = V <sub>CC</sub> – 0.2 V; A0 – A9 = V <sub>CC</sub> – 0.2 V or 0.2 V; DQ0 – DQ3 = V <sub>CC</sub> – 0.2 V or 0.2 V or OPEN; t <sub>RAS</sub> = Min to 1 μs)	I <sub>CC7</sub>	_	300	μА	1, 4
Standby Current $ \begin{array}{c} {RAS} = {V_{IH}} \\ {CAS} = {V_{IL}} \\ {Q} = {Enable} \end{array} $	I <sub>CC8</sub>	_	5	mA	1
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ 6.5 V)	l <sub>lkg(l)</sub>	<b>– 10</b>	10	μΑ	
Output Leakage Current (CAS = V <sub>IH</sub> , 0 V ≤ V <sub>Out</sub> ≤ 5.5 V)	I <sub>lkg(O)</sub>	<b>– 10</b>	10	μΑ	
Output High Voltage (I <sub>OH</sub> = -5 mA)	VOH	2.4	VCC	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OL</sub>	0	0.4	V	

#### NOTES:

- 1. Current is a function of cycle rate and output loading: maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while  $\underline{RAS} = V_{IL}$ .
- 3. Column address can be changed once or less while CAS =  $V_{IH}$ .
- 4. t<sub>RAS</sub> (max) = 1 µs is only applied to refresh of battery–back up. t<sub>RAS</sub> (max) = 10 µs is applied to functional operating.

### $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Max	Unit
Input Capacitance <u>A0 - A9</u>	C <sub>in</sub>	5 7	pF
I/O Capacitance (CAS = V <sub>IH</sub> to Disable Output) DQ0 – DQ3	C <sub>I/O</sub>	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ T}_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Sym	bol	_	400B-60 400B-60	MCM444 MCM4L4		_	400B-80 400B-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	tRC	110	_	130	_	150	_	ns	6
Read-Write Cycle Time	<sup>t</sup> RELREL	tRWC	150	_	180	_	200	_	ns	6
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	tPC	40	_	45	_	50	_	ns	
Fast Page Mode Read–Write Cycle Time	tCELCEL	<sup>t</sup> PRWC	80	_	95	_	100	_	ns	
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	_	60	_	70	_	80	ns	7,8,9
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	_	15	_	20	_	20	ns	7,9,10,11
Access Time from Column Address	<sup>t</sup> AVQV	tAA	_	30	_	35	_	40	ns	7,9,11,12
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	_	35	_	40	_	45	ns	7,9,11
Output Buffer and Turn-Off Delay	tCEHQZ	<sup>t</sup> OFF	0	15	0	20	0	20	ns	13
Transition Time (Rise and Fall)	t⊤	tΤ	3	50	3	50	3	50	ns	1
RAS Precharge Time	<sup>t</sup> REHREL	tRP	40	_	50	_	60	_	ns	
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	<sup>t</sup> RASP	_	100 k	_	100 k	_	100 k	ns	
RAS Hold Time	tCELREH	<sup>t</sup> RSH	15	_	20	_	20	_	ns	
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	60	_	70	_	80	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	35	_	40	_	45	_	ns	
CAS Pulse Width	tCELCEH	tCAS	15	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	tRELCEL	tRCD	20	45	20	50	20	60	ns	14
RAS to Column Address Delay Time	<sup>t</sup> RELAV	tRAD	15	30	15	35	15	40	ns	15

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 100 µs is required after power–up followed by 8 initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle) before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements assume  $t_T = 5.0$  ns.
- 5. In delayed write or read modify write cycles, must disable output buffer prior to applying data to the device.
- 6. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 7. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ ,  $+4 \,\text{mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \,\text{V}$  and  $V_{OL} = 0.8 \,\text{V}$ .
- 8. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 9. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub>, and t<sub>CPA</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be in the test mode cycles by adding the above value to the specified value in the data sheet.
- 10. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 11. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{CPA}$ .
- 12. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- 13. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 14. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 15. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symbol		MCM44400B-60 MCM4L4400B-60		MCM44400B-70 MCM4L4400B-70		MCM44400B-80 MCM4L4400B-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	tCRP	10	_	10	_	10	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	<sup>t</sup> AVREL	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	_	10	_	10	_	ns	
Column Address Setup Time	<sup>t</sup> AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	15	_	15	_	15	_	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	tRAL	30	_	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Comman <u>d Ho</u> ld Time Referenced to CAS	<sup>t</sup> CEHWX	tRCH	0	_	0	_	0	_	ns	16
Read Comman <u>d Ho</u> ld Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	_	0	_	0	_	ns	16
Write Comman <u>d Ho</u> ld Time Referenced to CAS	tCELWH	tWCH	15	_	15	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	<sup>t</sup> WLREH	<sup>t</sup> RWL	15	_	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	15	_	20	_	20	_	ns	
Data in Setup Time	<sup>t</sup> DVCEL	tDS	0	_	0	_	0	_	ns	17
Data in Hold Time	<sup>t</sup> CELDX	<sup>t</sup> DH	15	_	15	_	15	_	ns	17
Refresh Period MCM44400B MCM4L4400B	<sup>t</sup> RVRV	<sup>t</sup> RFSH		16 128		16 128		16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	18
CAS to Write Delay	tCELWL	tCWD	35	_	45		45	_	ns	18
RAS to Write Delay	<sup>t</sup> RELWL	tRWD	80	_	95		105	_	ns	18
Column Address to Write Delay Time	<sup>t</sup> AVWL	tAWD	50	_	60	_	65	_	ns	18
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	55	_	65	_	70	_	ns	18
CAS Setup Time for CAS Before RAS Refresh	<sup>t</sup> RELCEL	tCSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	<sup>t</sup> CHR	10	_	10	_	10	_	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	<sup>t</sup> RPC	10	_	10	_	10	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	<sup>t</sup> CEHCEL	<sup>t</sup> CPT	40	_	40	_	40	_	ns	
G Access Time	<sup>t</sup> GLQV	<sup>t</sup> GA	_	15	_	20	_	20	ns	7
G to Data Delay	tGLHDX	tGD	15	_	20	_	20	_	ns	

(continued)


<sup>16.</sup> Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfie<u>d for</u> a read cycle.


<sup>17.</sup> These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in read–write cycles.

<sup>18.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub>≥t<sub>CWD</sub> (min), t<sub>RWD</sub>≥t<sub>RWD</sub> (min), t<sub>AWD</sub>≥t<sub>AWD</sub> (min), and t<sub>CPWD</sub>≥t<sub>CPWD</sub> (min) (page mode) the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	bol	MCM44400B-60 MCM44400B-70 MCM4L4400B-70		MCM44400B-80 MCM4L4400B-80					
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	0	_	0	_	0	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	tRELWL	tWRH	10	_	10	_	10	_	ns	
Output Buffer Turn-Off Delay Time from G	<sup>t</sup> GHQZ	<sup>†</sup> GZ	0	15	0	20	0	20	ns	13
G Command Hold Time	tWLGL	<sup>t</sup> GH	15	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	tWTS	0	_	0	_	0		ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	tWTH	10	_	10	_	10	_	ns	







## **READ-WRITE CYCLE**




### **FAST PAGE MODE READ CYCLE**




## **FAST PAGE MODE EARLY WRITE CYCLE**




### **FAST PAGE MODE READ-WRITE CYCLE**




### RAS\_ONLY\_REFRESH CYCLE (W and G are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)




## **HIDDEN REFRESH CYCLE (READ)**



# **HIDDEN REFRESH CYCLE (EARLY WRITE)**



## CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### **DEVICE INITIALIZATION**

On power–up, an initial pause of 100 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V<sub>IL</sub>, t<sub>RCD</sub> minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal <u>RAS</u> signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high ( $V_{IH}$ ),  $t_{RCS}$  (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC – tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for minimum times of tRAS and tCAS, respectively, to complete the read cycle. W must remain <u>high</u> throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition,

respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High–Z (three–state) tOFF or tGZ after the inactive transition.

#### **WRITE CYCLE**

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read—write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (V<sub>IL</sub>). Early and late write modes are <u>distinguished</u> by the active transition of W, with respect to CAS. Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is charact<u>erized</u> by W active transition at minimum time twcs <u>before</u> CAS active transition. <u>Data</u> in (<u>D</u>) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three\_state condition throughout an early write cycle because W active transition precedes or coincides with CAS active transition, keeping data—out buffers and G disabled.

A late write cycle (referred to as G-controlled write) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 microseconds after CAS active transition, (tRCD + tCWD + tRWL+2tT) \(^1\) tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition but outputs are switched off by G inactive transition, which is required to write to the device. Q may be indeterminate (see note 18 of the AC Operating Conditions table). RAS and CAS must remain active for tRWL and tCWL, respectively, after W active transition to complete the write cycle. G must remain inactive for tGH after W active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for town minimum after the CAS active transition, to guarantee valid Q before writing the bit.

#### **PAGE MODE CYCLES**

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read–write cycle, as described in prior sections. Once the timing requirements for the first cycle are\_met, CAS transitions to inactive for\_minimum tCP, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpC or tpRWC). Either a read, write, or read–write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by transitions to inactive, coincident with or following CAS inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM44400B require refresh every 16 milliseconds, while refresh time for the MCM4L4400B is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM44400B, and 124.8 microseconds for the MCM4L4400B. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM4L4400B and 128 milliseconds on the MCM4L4400B.

A normal read, write, or read–write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS–only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### **RAS-Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

#### **CAS Before RAS Refresh**

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twrp before and time twrh after RAS active transition to prevent switching the device into a test mode cycle.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

#### CAS BEFORE RAS REFRESH COUNTER TEST

The <u>internal</u> refresh <u>counter</u> of this device can be tested with a **CAS** before **RAS** refresh counter test. This test is performed with a read—write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, <u>as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.</u>

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the 1s which were written in step two in normal read mode.
- 4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read—write cycle. Repeat this operation 1024 times.
- Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one to five using complement data.




Figure 1. Hidden Refresh Cycle

#### **TEST MODE**

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of


the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in <u>Test Mode</u> as shown in the test mode timing diagram. A CAS before RAS or a RAS-only refresh cycle puts the device back into no<u>rmal mode</u>. Ref<u>resh</u> is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.


#### **TEST MODE TRUTH TABLE**

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0 1	0 1	0 1	0 1	0 1	1 1
_	0				


# W, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A9 are Don't Care)




#### **TEST MODE — READ CYCLE**




### **TEST MODE — EARLY WRITE CYCLE**




# TEST MODE — FAST\_PAGE MODE READ CYCLE (G = Low)



### TEST MODE — FAST PAGE MODE EARLY WRITE CYCLE




# ORDERING INFORMATION (Order by Full Part Number)



#### PACKAGE DIMENSIONS

**N PACKAGE** 300 MIL SOJ CASE 822B-01



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.006 (0.15) PER SIDE.
- DIMENSION R TO BE DETERMINED AT DATUM
- FOR LEAD IDENTIFICATION PURPOSES PIN POSITIONS 6, 7, 8, 19, 20 AND 21 ARE NOT USED.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.661	0.680	16.79	17.27
В	0.295	0.305	7.50	7.74
С	0.128	0.148	3.25	3.76
D	0.015	0.021	0.38	0.53
Е	0.085	0.103	2.16	2.61
F	0.026	0.032	0.66	0.81
G	0.050	BSC	1.27	BSC
Н		0.020		0.50
K	0.025	0.045	0.63	1.14
L	0.100	BSC	2.54	BSC
M	0 °	20 °	0 °	20°
N	0.035	0.059	0.89	1.50
Р	0.330	0.340	8.39	8.63
R	0.260	0.275	6.60	6.98
S	0.027	0.040	0.69	1.02

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and una registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

**MFAX**: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 **INTERNET**: http://Design-NET.com

**JAPAN**: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



