

MECL 10,000 LOGIC DIAGRAMS

Numbers in parenthesis denote pin numbers for F package (Case 650).

FUNCTIONS AND CHARACTERISTICS (continued)



Function	Type ①		Propagation Delay ns typ	Power Dissipation mW typ/pkg*	Case
	-30 to +85°C	-55 to +125°C			
Universal Decade Counter	MC10137	MC10537	f = 150 MHz	625	620,650
Bi-Quinary Counter	MC10138	—	f = 150 MHz	370	620
64-Bit Random Access Memory (90 Ω)	MCM10140	—	t _{Access} = 15 (max)	420	620,690
Four-Bit Universal Shift Register	MC10141	MC10541	f = 200 MHz	425	620,648,650
64-Bit Random Access Memory (50 Ω)	MCM10142	—	t _{Access} = 10 (max)	420	620
8 x 2 Multiport Register File (RAM)	MCM10143	—	t _{Access} = 10	610	623
256-Bit Random Access Memory	MCM10144	—	t _{Access} = 30 (max)	420	620,690
64-Bit Register File (RAM)	MCM10145	—	t _{Access} = 10	625	620
128-Bit Random Access Memory	MCM10147	—	t _{Access} = 12 (max)	420	620
64-Bit Random Access Memory (50 Ω)	MCM10148	—	t _{Access} = 15 (max)	420	620
1024-Bit Programmable Read Only Memory	MCM10150	—	t _{Access} = 20	—	690
Quad Latch	MC10153	—	4.0	310	620
12-Bit Parity Generator/Checker	MC10160	MC10560	5.0	320	620,648,650
Binary to 1-8 Decoder (Low)	MC10161	MC10561	4.0	315	620,648,650
Binary to 1-8 Decoder (High)	MC10162	MC10562	4.0	315	620,648,650
Error Detection-Correction Circuit	MC10163	—	5.0	520	620
8-Line Multiplexer	MC10164	MC10564	3.0	310	620,648,650
8-Input Priority Encoder	MC10165	—	7.0	545	620,648
5-Bit Magnitude Comparator	MC10166	—	6.0	440	620
Quad Latch	MC10168	—	3.0	310	620
Dual Binary To 1-4 Decoder (Low)	MC10171	MC10571	4.0	325	620,648,650
Dual Binary To 1-4 Decoder (High)	MC10172	MC10572	4.0	325	620,648,650
Quad 2-Input Multiplexer/Latch	MC10173	—	2.5	275	620,648
Dual 4 To 1 Multiplexer	MC10174	MC10574	3.5	305	620,650
Quint Latch	MC10175	MC10575	2.5	400	620
Hex "D" Master-Slave Flip-Flop	MC10176	—	f = 250 MHz	460	620
Triple MECL to NMOS Translator	MC10177	—	—	1.0 W	620
Binary Counter	MC10178	—	f = 150 MHz	370	620
Look-Ahead Carry Block	MC10179	MC10579	3.0 (Cn,P) 4.0 (G)	300	620,648,650
Dual High Speed Adder/Subtractor	MC10180	MC10580	4.5	360	620,648,650
4-Bit Arithmetic Logic Unit/Function Generator	MC10181	MC10581	See Logic Diag.	600	623,649,652
2-Bit Arithmetic Logic Unit/Function Generator	MC10182	—	See Logic Diag.	575	620
Error Detection-Correction Circuit	MC10193	—	7.5	520	620
Hex Inverter/Buffer	MC10195	—	2.0	200	620
Hex "AND" Gate	MC10197	—	2.8	200	620
High Speed Dual 3-Input 3-Output OR Gate	MC10210	—	1.5	160	620
High Speed Dual 3-Input 3-Output NOR Gate	MC10211	—	1.5	160	620
High Speed Dual 3-Input 3-Output OR/NOR Gate	MC10212	—	1.5	160	620
High Speed Triple Line Receiver	MC10216	MC10616	1.8	100	620,648,650
High Speed Dual Type D Master-Slave Flip-Flop	MC10231	MC10631	f = 225 MHz	270	620,648,650
High Speed 2 x 1 Bit Array Multiplier Block	MC10287	—	—	400	620

① L suffix denotes Dual In-Line Ceramic Package, P suffix denotes Dual In-Line Plastic Package, F suffix denotes flat package
(i.e., MC10100L = Ceramic Dual In-Line Package, MC10100P = Plastic Dual In-Line Package and MC10500F = Ceramic Flat Package.)




*Load Power not included

DATA SELECTORS/MULTIPLEXERS

(continued)



LATCHES



QUAD LATCH
MC10153

Advance Information


TRUTH TABLE			
$\bar{G}$	C	D	Q_{n+1}
H	ϕ	ϕ	L
L	H	ϕ	Q_n
L	L	L	L
L	L	H	H

ϕ = Don't Care
 $C = C_C + \bar{C}\bar{E}$

$P_D = 310 \text{ mW typ/pkg (No Load)}$
 $t_{pd} = 4.0 \text{ ns typ}$

The MC10153 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is low, outputs will follow D inputs. Information is latched on positive going transition of the clock. The MC10153 provides the same logic function as the MC10133, except for inversion of the clock.


3



$V_{CC1} = \text{Pin 1}$
 $V_{CC2} = \text{Pin 16}$
 $V_{EE} = \text{Pin 8}$

This is advance information and specifications are subject to change without notice.
See General Information section for packaging.

3-119



@ Test Temperature
-30°C
+25°C
+85°C

TEST VOLTAGE VALUES					
(Volts)					
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
-0.890	-1.890	-1.205	-1.500	-5.2	
-0.810	-1.850	-1.105	-1.475	-5.2	
-0.700	-1.825	-1.035	-1.440	-5.2	
TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	(V _{CC} /Gnd)
—	13	—	—	8	1,16
3	—	—	—	8	1,16
4	—	—	—	↓	↓
5	—	—	—	↓	↓
13	—	—	—	↓	↓
—	3	—	—	8	1,16
3	4	—	—	8	1,16
3	13	—	—	8	1,16
—	3,13	—	—	8	1,16
3.5	13	—	—	↓	↓
—	3.4	—	—	↓	↓
3	4	—	5	8	1,16
—	4	3	—	↓	↓
3	4	—	—	↓	↓
3	—	—	—	↓	↓
—	—	—	—	↓	↓
3	—	—	4	↓	↓
3	—	—	13	↓	↓
3	4	5	—	8	1,16
—	4	—	3	↓	↓
—	4	—	—	↓	↓
—	—	—	—	↓	↓
3	—	—	—	↓	↓
3	—	—	13	↓	↓
+1.1 V	—	Pulse In	Pulse Out	-3.2 V	+2.0 V
3 *	—	4	2	8	1,16
—	—	3	2	↓	↓
—	—	5	2	↓	↓
—	—	3	2	↓	↓
—	—	3	2	↓	↓
—	—	3	2	↓	↓
—	—	3	2	↓	↓

Timing diagram showing a square wave signal. The high level is labeled $V_{IH \text{ max}}$ and the low level is labeled $V_{IL \text{ min}}$.

* Latch set to zero state before test.

††Data input at proper high/low level while clock pulse is low so that device latches at proper high/low level for test. Levels are measured after device has latched.

[illegible]

t_{hold} is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).