



Typical Applications


The HMC603MS10 / HMC603MS10E is ideal for:

- Cellular/3G Infrastructure
- ISM, MMDS
- WLAN, WiMAX, & WiBro

Features

- 0.5 dB LSB Steps to 15.5 dB
- Single Positive Control Per Bit
- ± 0.15 dB Typical Bit Error
- High Input IP3: +50 dBm
- MSOP10 SMT Package

Functional Diagram



General Description

The HMC603MS10 & HMC603MS10E are general purpose broadband 5-bit positive control GaAs IC digital attenuators in 10 lead MSOP surface mount plastic packages. Covering 0.7 to 3.8 GHz, the insertion loss is less than 2.0 dB typical. The attenuator bit values are 0.5 (LSB), 1, 2, 4 and 8 dB for a total attenuation of 15.5 dB. Attenuation accuracy is excellent at ± 0.15 dB typical with an IIP3 of +50 dBm. Five bit control voltage inputs, toggled between 0 and +3 to +5V, are used to select each attenuation state at less than 1.0 uA each. A single Vdd bias of +3 to +5V applied through an external 5K Ohm resistor is required.

Electrical Specifications,

$T_A = +25^\circ \text{C}$, $V_{dd} = +3\text{V to } +5\text{V}$ & $V_{ctl} = 0/V_{dd}$ (Unless Otherwise Stated)

Parameter	Frequency (GHz)	Min.	Typical	Max.	Units
Insertion Loss	0.7 - 1.4		1.3	1.6	dB
	1.4 - 2.3		1.7	2.0	dB
	2.3 - 2.7		2.2	2.5	dB
	2.7 - 3.8		2.7	3.1	dB
Attenuation Range			15.5		dB
Return Loss (RF1 & RF2, All Atten. States)	0.7 - 1.4		25		dB
	1.4 - 2.3		18		dB
	2.3 - 2.7		13		dB
	2.7 - 3.8		12		dB
Attenuation Accuracy: (Referenced to Insertion Loss)	All States	0.7 - 2.2	± (0.2 + 2% of Atten. Setting) Max.		dB
		2.2 - 3.8	± (0.3 + 3% of Atten. Setting) Max.		dB
Input Power for 0.1 dB Compression	Vdd = 5V Vdd = 3V	0.7 - 3.8	29		dBm
			28		dBm
Input Third Order Intercept Point (Two-tone Input Power = 0 dBm Each Tone)	REF - 2 dB States	0.7 - 3.8	53		dBm
	2.5 - 15.5 dB States		48		dBm
Switching Characteristics					
tRISE, tFALL (10/90% RF)	0.7 - 3.8		1.6		µs
tON, tOFF (50% CTL to 10/90% RF)			1.6		µs




v00.0905


HMC603MS10 / 603MS10E

0.5 dB LSB GaAs MMIC 5-BIT DIGITAL POSITIVE CONTROL ATTENUATOR, 0.7 - 3.8 GHz


Insertion Loss




Return Loss RF1, RF2
(Only Major States are Shown)




Normalized Attenuation
(Only Major States are Shown)




Bit Error vs. Attenuation State



Bit Error vs. Frequency
(Only Major States are Shown)



Relative Phase vs. Frequency
(Only Major States are Shown)




Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D

0.5 dB LSB GaAs MMIC 5-BIT DIGITAL POSITIVE CONTROL ATTENUATOR, 0.7 - 3.8 GHz



Worst Case Step Error



Truth Table

Control Voltage Input					Attenuation State RF1 - RF2
V1 8 dB	V2 4 dB	V3 2 dB	V4 1 dB	V5 0.5 dB	
High	High	High	High	High	Reference I.L.
High	High	High	High	Low	0.5 dB
High	High	High	Low	High	1 dB
High	High	Low	High	High	2 dB
High	Low	High	High	High	4 dB
Low	High	High	High	High	8 dB
Low	Low	Low	Low	Low	15.5 dB Max. Atten.

Any combination of the above states will provide an attenuation approximately equal to the sum of the bits selected.

Bias Voltage & Current


Vdd = +5.0 Vdc ± 10%	
Vdd (VDC)	Idd (Typ.) (µA)
+3.0	4.0
+5.0	5.0

Control & Bias Voltages

State	Bias Condition
Low	0 to +0.2V @ 1.0 µA Max.
High	Vdd ± 0.2V @ 0.5 µA Max.

Note: Vdd = +3V to +5V ± 0.2V

Application Circuit



Note:
DC Blocking Capacitors C1 & C2 are required on RF1 & RF2. Choose C1 = C2 = 100 ~ 300 pF to allow lowest customer specific frequency to pass with minimal loss. R1= 5K Ohm is required to supply voltage to the circuit through either Pin 6 or Pin 10.




Absolute Maximum Ratings

RF Input Power (0.7 - 3.8 GHz)	+30 dBm
Control Voltage (V1 - V5)	Vdd + 0.5 Vdc
Bias Voltage (Vdd)	+8.0 Vdc
Channel Temperature	150 °C
Thermal Resistance	182 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C
ESD Sensitivity (HBM)	Class 1A



ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

Outline Drawing



Package Information




Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking ^[3]
HMC603MS10	Low Stress Injection Molded Plastic	Sn/Pb Solder	MSL1 ^[1]	H603 XXXX
HMC603MS10E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 ^[2]	H603 XXXX

[1] Max peak reflow temperature of 235 °C

[2] Max peak reflow temperature of 260 °C


[3] 4-Digit lot number XXXX


Pin Descriptions

Pin Number	Function	Description	Interface Schematic
1 - 5	V1 - V5	See truth table and control voltage table.	
6	RF2	This pin is DC coupled and matched to 50 Ohm. A blocking capacitor is required.	
7 - 9	GND	These pins must be DC grounded.	
10	RF1	This pin is DC coupled and matched to 50 Ohm. A blocking capacitor is required.	



Evaluation Circuit Board



* R2 - R6= 100 Ohm.
These resistors are optional and may be used to enhance decoupling of the RF path from the control inputs.

List of Materials for Evaluation PCB 112747 [1]

Item	Description
J1 - J2	PCB Mount SMA Connector
J3 - J8	DC Pin
R1	5k Ohm Resistor, 0402 Pkg.
R2 - R6	100 Ohm Resistor, 0402 Pkg.
C1 - C2	0402 Chip Capacitor, Select Value for Lowest Frequency
U1	HMC603MS10 / HMC603MS10E Digital Attenuators
PCB [2]	112746 Evaluation PCB

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Rogers 4350

The circuit board used in the final application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package ground leads should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.