

# NCV8184

## Tracking Regulator/Line Driver - Micropower, Low Dropout

### 70 mA

The NCV8184 is a monolithic integrated low dropout tracking voltage regulator designed to provide an adjustable buffered output voltage that closely tracks ( $\pm 3.0$  mV) the reference input.

The part can be used in automotive applications with remote sensors, or any situation where it is necessary to isolate the output of your regulator.

The NCV8184 also enables the user to bestow a quick upgrade to their module when added current is needed, and the existing regulator cannot provide.

The versatility of this part also enables it to be used as a high-side driver.

#### Features

- 70 mA Source Capability
- Output Tracks within  $\pm 3.0$  mV
- Low Input Voltage Tracking Performance (Works Down to  $V_{REF} = 2.1$  V)
- Low Dropout (0.35 V Typ. @ 50 mA)
- Low Quiescent Current
- Thermal Shutdown
- Wide Operating Range
- Internally Fused Leads in SOIC-8 Package
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Block Diagram




ON Semiconductor®

<http://onsemi.com>






SOIC-8  
D SUFFIX  
CASE 751

SOIC-8 EP  
PD SUFFIX  
CASE 751AC



DPAK 5-LEAD  
DT SUFFIX  
CASE 175AA

#### PIN CONNECTIONS AND MARKING DIAGRAMS



Pin 1.  $V_{IN}$   
2.  $V_{OUT}$   
3. GND  
4. Adj  
5.  $V_{REF/ENABLE}$

8184 = Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W, WW = Work Week  
▪ or G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

## MAXIMUM RATINGS

| Rating                                                                | Value                                                                         | Unit               |
|-----------------------------------------------------------------------|-------------------------------------------------------------------------------|--------------------|
| Storage Temperature                                                   | -65 to 150                                                                    | °C                 |
| Supply Voltage Range (Continuous)                                     | -15 to 45                                                                     | V                  |
| Supply Voltage Operating Range                                        | 4.0 to 42                                                                     | V                  |
| Peak Transient Voltage ( $V_{IN} = 14$ V, Load Dump Transient = 31 V) | 45                                                                            | V                  |
| Voltage Range ( $V_{OUT}$ , Adj)                                      | -3.0 to 45                                                                    | V                  |
| Voltage Range ( $V_{REF/ENABLE}$ )                                    | -0.3 to 45                                                                    | V                  |
| Maximum Junction Temperature                                          | 150                                                                           | °C                 |
| ESD Capability                                                        | Human Body Model<br>Machine Model<br>Charge Device Model                      | 2.5<br>200<br>1000 |
| Lead Temperature Soldering:                                           | Reflow: (SMD styles only) (Note 1)<br>240 peak<br>260 peak (Pb-Free) (Note 2) | °C                 |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 60 second maximum above 183°C.
- 5°C / +0°C Allowable Conditions, applies to both Pb and Pb-Free devices.

## THERMAL CHARACTERISTICS See Package Thermal Data Section (Page 8)

**ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 14$  V;  $V_{REF/ENABLE} > 2.1$  V;  $-40^{\circ}\text{C} < T_J < +150^{\circ}\text{C}$ ;  $C_{OUT} = 1.0$   $\mu\text{F}$ ;  $I_{OUT} = 1.0$  mA; Adj =  $V_{OUT}$ ;  $C_{OUT-ESR} = 1.0$   $\Omega$ , unless otherwise specified.)

| Parameter | Test Conditions | Min | Typ | Max | Unit |
|-----------|-----------------|-----|-----|-----|------|
|-----------|-----------------|-----|-----|-----|------|

## REGULATOR OUTPUT

|                                                        |                                                                                                                                                                            |             |                   |                   |                                      |
|--------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-------------------|-------------------|--------------------------------------|
| $V_{REF/ENABLE} - V_{OUT}$<br>$V_{OUT}$ Tracking Error | $5.7\text{ V} \leq V_{IN} \leq 26\text{ V}$ , $100\text{ }\mu\text{A} \leq I_{OUT} \leq 60\text{ mA}$<br>$2.1\text{ V} \leq V_{REF/ENABLE} \leq (V_{IN} - 600\text{ mV})$  | -3.0        | -                 | 3.0               | mV                                   |
| Dropout Voltage ( $V_{IN} - V_{OUT}$ )                 | $I_{OUT} = 100\text{ }\mu\text{A}$<br>$I_{OUT} = 5.0\text{ mA}$<br>$I_{OUT} = 60\text{ mA}$                                                                                | -<br>-<br>- | 100<br>250<br>350 | 150<br>500<br>600 | mV<br>mV<br>mV                       |
| Line Regulation                                        | $5.7\text{ V} \leq V_{IN} \leq 26\text{ V}$ , $V_{REF/ENABLE} = 5.0\text{ V}$                                                                                              | -           | -                 | 3.0               | mV                                   |
| Load Regulation                                        | $100\text{ }\mu\text{A} \leq I_{OUT} \leq 60\text{ mA}$ , $V_{REF/ENABLE} = 5.0\text{ V}$                                                                                  | -           | -                 | 3.0               | mV                                   |
| Adj Input Bias Current                                 | $V_{REF/ENABLE} = 5.0\text{ V}$                                                                                                                                            | -           | 0.2               | 6.0               | $\mu\text{A}$                        |
| Current Limit                                          | $V_{IN} = 14\text{ V}$ , $V_{REF} = 5.0\text{ V}$ , $V_{OUT} = 90\%$ of $V_{REF}$ (Note 3)                                                                                 | 70          | -                 | 225               | mA                                   |
| Quiescent Current ( $I_{IN} - I_{OUT}$ )               | $V_{IN} = 12\text{ V}$ , $I_{OUT} = 60\text{ mA}$<br>$V_{IN} = 12\text{ V}$ , $I_{OUT} = 100\text{ }\mu\text{A}$<br>$V_{IN} = 12\text{ V}$ , $V_{REF/ENABLE} = 0\text{ V}$ | -<br>-<br>- | 5.0<br>50<br>-    | 7.0<br>70<br>20   | mA<br>$\mu\text{A}$<br>$\mu\text{A}$ |
| Ripple Rejection                                       | $f = 120\text{ Hz}$ , $I_{OUT} = 60\text{ mA}$ , $6.0\text{ V} \leq V_{IN} \leq 26\text{ V}$                                                                               | 60          | -                 | -                 | dB                                   |
| Thermal Shutdown                                       | Guaranteed by Design                                                                                                                                                       | 150         | 180               | 210               | °C                                   |

 $V_{REF/ENABLE}$ 

|                    |                                 |     |     |     |               |
|--------------------|---------------------------------|-----|-----|-----|---------------|
| Enable Voltage     | -                               | 0.8 | -   | 2.1 | V             |
| Input Bias Current | $V_{REF/ENABLE} = 5.0\text{ V}$ | -   | 0.2 | 3.0 | $\mu\text{A}$ |

- $V_{OUT}$  connected to Adj lead.

## PACKAGE PIN DESCRIPTION

| Package Lead Number |            |              | Lead Symbol      | Function                            |
|---------------------|------------|--------------|------------------|-------------------------------------|
| SOIC-8 EPAD         | SOIC-8     | DPAK, 5-LEAD |                  |                                     |
| 8                   | 8          | 1            | $V_{IN}$         | Battery supply input voltage.       |
| 1                   | 1          | 2            | $V_{OUT}$        | Regulated output.                   |
| 3, EPAD             | 2, 3, 6, 7 | Tab, 3       | GND              | Ground.                             |
| 4                   | 4          | 4            | Adj              | Adjust lead, noninverting input.    |
| 5                   | 5          | 5            | $V_{REF/ENABLE}$ | Reference voltage and ENABLE input. |
| 2, 6, 7             | -          | -            | NC               | No Connection. PCB traces allowed.  |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Tracking Error vs. Temperature




Figure 3. Tracking Error vs. Output Current




Figure 4. Output Stability with Capacitor Change




Figure 5. Output Stability with 0.1  $\mu$ F at Low ESR




Figure 6. Quiescent Current vs. Output Current




Figure 7. Quiescent Current vs. Input Voltage

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Dropout Voltage vs. Output Current




Figure 9. Output Voltage vs. Input Voltage




Figure 10. Output Voltage vs. Reference Voltage




Figure 11. Reference Current vs. Reference Voltage




Figure 12. SOIC-8,  $\theta_{JA}$  as a Function of the Pad Copper Area (2.0 oz. Cu Thickness), Board Material = 0.0625 G-10/R-4

## CIRCUIT DESCRIPTION

### ENABLE Function

By pulling the  $V_{REF}/ENABLE$  lead below 0.8 V, (see Figure 16 or Figure 17), the IC is disabled and enters a sleep state where the device draws less than 20  $\mu A$  from supply. When the  $V_{REF}/ENABLE$  lead is greater than 2.1 V,  $V_{OUT}$  tracks the  $V_{REF}/ENABLE$  lead normally.

### Output Voltage

The output is capable of supplying 70 mA to the load while configured as a similar (Figure 13), lower (Figure 15), or higher (Figure 14) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the  $V_{REF}$  lead as the non-inverting.

The device can also be configured as a high-side driver as displayed in Figure 18.




Figure 13. Tracking Regulator at the Same Voltage




Figure 14. Tracking Regulator at Higher Voltages




Figure 15. Tracking Regulator at Lower Voltages




Figure 16. Tracking Regulator with ENABLE Circuit




Figure 17. Alternative ENABLE Circuit




Figure 18. High-Side Driver

\* C1 is required if the regulator is far from the power source filter. In case of power supply generates voltage ripple (e.g. DC-DC converter) a passive low pass filter with C1 value at least 1  $\mu F$  is required to suppress the ripple. The filter should be designed according to particular operating conditions and verified in the application.

\*\* C2 is required for stability.

\*\*\* C3 is recommended for EMC susceptibility

## APPLICATION NOTES

### V<sub>OUT</sub> Short to Battery

The NCV8184 will survive a short to battery when hooked up the conventional way as shown in Figure 19. No damage to the part will occur. The part also endures a short to battery when powered by an isolated supply at a lower voltage as in

Figure 20. In this case the NCV8184 supply input voltage is set at 7.0 V when a short to battery (14 V typical) occurs on V<sub>OUT</sub> which normally runs at 5.0 V. The current into the device (ammeter in Figure 20) will draw additional current as displayed in Figure 21.





Figure 19.



\* C1 is required if the regulator is far from the power source filter.  
 \*\* C2 is required for stability.  
 \*\*\* C3 is recommended for EMC susceptibility.

Figure 20.




Figure 21. V<sub>OUT</sub> Short to Battery

### Switched Application

The NCV8184 has been designed for use in systems where the reference voltage on the V<sub>REF</sub>/ENABLE pin is continuously on. Typically, the current into the V<sub>REF</sub>/ENABLE pin will be less than 1.0 μA when the voltage on the V<sub>IN</sub> pin (usually the ignition line) has been switched out (V<sub>IN</sub> can be at high impedance or at ground.) Reference Figure 22.




Figure 22.

### External Capacitors

The output capacitor for the NCV8184 is required for stability. Without it, the regulator output will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

The output capacitor can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitor must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to  $-40^{\circ}\text{C}$ , a capacitor rated at that temperature must be used.

More information on capacitor selection for SMART REGULATOR®s is available in the SMART REGULATOR application note, "Compensation for Linear Regulators," document number SR003AN/D, available through our website at <http://www.onsemi.com>.

### Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 23) is:

$$\text{PD}(\text{max}) = \{V_{\text{IN}}(\text{max}) - V_{\text{OUT}}(\text{min})\} I_{\text{OUT}}(\text{max}) + V_{\text{IN}}(\text{max}) I_{\text{Q}} \quad (\text{eq. 1})$$

where:

$V_{\text{IN}}(\text{max})$  is the maximum input voltage,

$V_{\text{OUT}}(\text{min})$  is the minimum output voltage,

$I_{\text{OUT}}(\text{max})$  is the maximum output current, for the application, and


$I_{\text{Q}}$  is the quiescent current the regulator consumes at  $I_{\text{OUT}}(\text{max})$ .

Once the value of PD(max) is known, the maximum permissible value of  $R_{\theta\text{JA}}$  can be calculated:

$$R_{\theta\text{JA}} = \frac{150^{\circ}\text{C} - T_{\text{A}}}{\text{PD}} \quad (\text{eq. 2})$$

The value of  $R_{\theta\text{JA}}$  can then be compared with those in the Package Thermal Data Section of the data sheet. Those packages with  $R_{\theta\text{JA}}$ 's less than the calculated value in equation 2 will keep the die temperature below  $150^{\circ}\text{C}$ .

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.



**Figure 23. Single Output Regulator with Key Performance Parameters Labeled**

### Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta\text{JA}}$ :

$$R_{\theta\text{JA}} = R_{\theta\text{JC}} + R_{\theta\text{CS}} + R_{\theta\text{SA}} \quad (\text{eq. 3})$$

where:

$R_{\theta\text{JC}}$  = the junction-to-case thermal resistance,

$R_{\theta\text{CS}}$  = the case-to-heatsink thermal resistance, and

$R_{\theta\text{SA}}$  = the heatsink-to-ambient thermal resistance.

$R_{\theta\text{JC}}$  appears in the package section of the data sheet. Like  $R_{\theta\text{JA}}$ , it is a function of package type.  $R_{\theta\text{CS}}$  and  $R_{\theta\text{SA}}$  are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heatsink manufacturers.

PACKAGE THERMAL DATA

| Parameter                                                            | Conditions<br>Typical Value        |      |                                    |      | Units |
|----------------------------------------------------------------------|------------------------------------|------|------------------------------------|------|-------|
| SOIC-8 Package                                                       | 100 mm <sup>2</sup> Spreader Board |      | 645 mm <sup>2</sup> Spreader Board |      |       |
|                                                                      | 1 oz                               | 2 oz | 1 oz                               | 2 oz |       |
| Junction-to-Pin 6 ( $\Psi_{\text{JL6}}$ , $\Psi_{\text{JL6}}$ )      | 53                                 | 51   | 50                                 | 47   | °C/W  |
| Junction-to-Ambient ( $R_{\theta\text{JA}}$ , $\theta_{\text{JA}}$ ) | 151                                | 135  | 111                                | 100  | °C/W  |




Figure 24. PCB Layout and Package Construction for Simulation



Table 1. SOIC-8 THERMAL RC NETWORK MODELS\*

| Copper Area (1 oz thick) |                 |              | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       |
|--------------------------|-----------------|--------------|---------------------|---------------------|-------|---------------------|---------------------|-------|
|                          |                 |              | Cauer Network       |                     |       | Foster Network      |                     |       |
|                          |                 |              | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> | Units | Tau                 | Tau                 | Units |
| <b>C_C1</b>              | <b>Junction</b> | <b>Gnd</b>   | <b>0.0000015</b>    | <b>0.0000015</b>    | W-s/C | <b>1.00E-06</b>     | <b>1.00E-06</b>     | sec   |
| <b>C_C2</b>              | <b>node1</b>    | <b>Gnd</b>   | <b>0.0000059</b>    | <b>0.0000059</b>    | W-s/C | <b>1.00E-05</b>     | <b>1.00E-05</b>     | sec   |
| <b>C_C3</b>              | <b>node2</b>    | <b>Gnd</b>   | <b>0.0000171</b>    | <b>0.0000171</b>    | W-s/C | <b>1.00E-04</b>     | <b>1.00E-04</b>     | sec   |
| C_C4                     | node3           | Gnd          | 0.0001340           | 0.0001340           | W-s/C | 1.76E-04            | 1.76E-04            | sec   |
| C_C5                     | node4           | Gnd          | 0.0001322           | 0.0001323           | W-s/C | 0.0010              | 0.0010              | sec   |
| C_C6                     | node5           | Gnd          | 0.0010797           | 0.0010811           | W-s/C | 0.008               | 0.008               | sec   |
| C_C7                     | node6           | Gnd          | 0.0087127           | 0.0087918           | W-s/C | 0.150               | 0.150               | sec   |
| C_C8                     | node7           | Gnd          | 0.0863882           | 0.0950421           | W-s/C | 3.00                | 3.00                | sec   |
| C_C9                     | node8           | Gnd          | 0.3109255           | 1.0127094           | W-s/C | 8.96                | 5.15                | sec   |
| C_C10                    | node9           | Gnd          | 0.8359004           | 1.5167041           | W-s/C | 52.5                | 68.4                | sec   |
|                          |                 |              | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       | R's                 | R's                 |       |
| <b>R_R1</b>              | <b>Junction</b> | <b>node1</b> | <b>0.8380955</b>    | <b>0.8380935</b>    | °C/W  | <b>0.49519</b>      | <b>0.49519</b>      | °C/W  |
| <b>R_R2</b>              | <b>node1</b>    | <b>node2</b> | <b>1.9719907</b>    | <b>1.9719679</b>    | °C/W  | <b>1.070738</b>     | <b>1.070738</b>     | °C/W  |
| <b>R_R3</b>              | <b>node2</b>    | <b>node3</b> | <b>5.0213740</b>    | <b>5.0211819</b>    | °C/W  | <b>3.385971</b>     | <b>3.385971</b>     | °C/W  |
| <b>R_R4</b>              | <b>node3</b>    | <b>node4</b> | <b>3.1295806</b>    | <b>3.1288061</b>    | °C/W  | <b>1.617537</b>     | <b>1.617537</b>     | °C/W  |
| R_R5                     | node4           | node5        | 3.2483544           | 3.2468794           | °C/W  | 5.10                | 5.10                | °C/W  |
| R_R6                     | node5           | node6        | 6.5922506           | 6.5781209           | °C/W  | 7.00                | 7.00                | °C/W  |
| R_R7                     | node6           | node7        | 16.5499898          | 16.2818051          | °C/W  | 15.00               | 15.00               | °C/W  |
| R_R8                     | node7           | node8        | 45.3838437          | 34.7292748          | °C/W  | 20.00               | 20.00               | °C/W  |
| R_R9                     | node8           | node9        | 32.8928798          | 7.6862725           | °C/W  | 28.19863            | 16.67727            | °C/W  |
| R_R10                    | node9           | gnd          | 37.5059686          | 24.4060143          | °C/W  | 71.26626            | 33.54171            | °C/W  |

\*Bold face items in the tables above represent the package without the external thermal system.

The Cauer networks generally have physical significance and may be divided between nodes to separate thermal behavior due to one portion of the network from another. The Foster networks, though when sorted by time constant (as above) bear a rough correlation with the Cauer networks, are really only convenient mathematical models. Cauer networks can be easily implemented using circuit simulating

tools, whereas Foster networks may be more easily implemented using mathematical tools (for instance, in a spreadsheet program), according to the following formula:

$$R(t) = \sum_{i=1}^n R_i (1 - e^{-t/\tau_i})$$




Figure 25. SOIC-8,  $\theta_{JA}$  as a Function of the Pad Copper Area, Board Material FR4




Figure 26. SOIC-8 Thermal Duty Cycle Curves on 1.0 in Spreader Test Board, 1.0 oz Cu




Figure 27. SOIC-8 Single Pulse Heating Curve

PACKAGE THERMAL DATA

| Parameter                                                      | Conditions<br>Typical Value        |      |                                    |      | Units |
|----------------------------------------------------------------|------------------------------------|------|------------------------------------|------|-------|
| SOIC-8 EP Package                                              | 100 mm <sup>2</sup> Spreader Board |      | 645 mm <sup>2</sup> Spreader Board |      |       |
|                                                                | 1 oz                               | 2 oz | 1 oz                               | 2 oz |       |
| Junction-to-Board ( $\Psi$ -JB, $\Psi$ <sub>JB</sub> )         | 26                                 | 26   | 26                                 | 25   | °C/W  |
| Junction-to-Pin 6 (tab) ( $\Psi$ -JL6, $\Psi$ <sub>JL6</sub> ) | 48                                 | 45   | 37                                 | 34   | °C/W  |
| Junction-to-Ambient ( $R_{\theta JA}$ , $\theta_{JA}$ )        | 140                                | 123  | 88                                 | 78   | °C/W  |




Figure 28. PCB Layout and Package Construction for Simulation

Table 2. SOIC-8 EP THERMAL RC NETWORK MODELS\*

| Drain Copper Area (1 oz thick) |                 |              | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       |
|--------------------------------|-----------------|--------------|---------------------|---------------------|-------|---------------------|---------------------|-------|
| (SPICE Deck Format)            |                 |              | Cauer Network       |                     |       | Foster Network      |                     |       |
|                                |                 |              | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> | Units | Tau                 | Tau                 | Units |
| <b>C_C1</b>                    | <b>Junction</b> | <b>Gnd</b>   | <b>0.0000015</b>    | <b>0.0000015</b>    | W-s/C | <b>1.00E-06</b>     | <b>1.00E-06</b>     | sec   |
| <b>C_C2</b>                    | <b>node1</b>    | <b>Gnd</b>   | <b>0.0000059</b>    | <b>0.0000059</b>    | W-s/C | <b>1.00E-05</b>     | <b>1.00E-05</b>     | sec   |
| <b>C_C3</b>                    | <b>node2</b>    | <b>Gnd</b>   | <b>0.0000171</b>    | <b>0.0000172</b>    | W-s/C | <b>1.00E-04</b>     | <b>1.00E-04</b>     | sec   |
| C_C4                           | node3           | Gnd          | 0.0001359           | 0.0001360           | W-s/C | 1.76E-04            | 1.76E-04            | sec   |
| C_C5                           | node4           | Gnd          | 0.0001349           | 0.0001352           | W-s/C | 0.0010              | 0.0010              | sec   |
| C_C6                           | node5           | Gnd          | 0.0011157           | 0.0011253           | W-s/C | 0.008               | 0.008               | sec   |
| C_C7                           | node6           | Gnd          | 0.0110409           | 0.0118562           | W-s/C | 0.150               | 0.150               | sec   |
| C_C8                           | node7           | Gnd          | 0.0963225           | 0.2080891           | W-s/C | 3.00                | 3.00                | sec   |
| C_C9                           | node8           | Gnd          | 0.3406538           | 1.1005982           | W-s/C | 9.11                | 5.12                | sec   |
| C_C10                          | node9           | Gnd          | 0.9202956           | 0.8512155           | W-s/C | 52.1                | 68.6                | sec   |
|                                |                 |              | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       | R's                 | R's                 |       |
| <b>R_R1</b>                    | <b>Junction</b> | <b>node1</b> | <b>0.8378620</b>    | <b>0.8378491</b>    | °C/W  | <b>0.49519</b>      | <b>0.49519</b>      | °C/W  |
| <b>R_R2</b>                    | <b>node1</b>    | <b>node2</b> | <b>1.9693564</b>    | <b>1.9692100</b>    | °C/W  | <b>1.070738</b>     | <b>1.070738</b>     | °C/W  |
| <b>R_R3</b>                    | <b>node2</b>    | <b>node3</b> | <b>5.0005397</b>    | <b>4.9993083</b>    | °C/W  | <b>3.385971</b>     | <b>3.385971</b>     | °C/W  |
| <b>R_R4</b>                    | <b>node3</b>    | <b>node4</b> | <b>3.0695514</b>    | <b>3.0646169</b>    | °C/W  | <b>1.617537</b>     | <b>1.617537</b>     | °C/W  |
| R_R5                           | node4           | node5        | 3.1989711           | 3.1895109           | °C/W  | 5.030483            | 5.030483            | °C/W  |
| R_R6                           | node5           | node6        | 6.2274239           | 6.1397875           | °C/W  | 7.00                | 7.00                | °C/W  |
| R_R7                           | node6           | node7        | 13.5796441          | 11.9712961          | °C/W  | 12.00               | 12.00               | °C/W  |
| R_R8                           | node7           | node8        | 40.4842477          | 18.5111622          | °C/W  | 17.676107           | 7.880592            | °C/W  |
| R_R9                           | node8           | node9        | 30.5112160          | 10.0330297          | °C/W  | 25.169021           | 8.550583            | °C/W  |
| R_R10                          | node9           | gnd          | 33.6034987          | 27.3017101          | °C/W  | 65.037264           | 40.98639            | °C/W  |

\*Bold face items in the tables above represent the package without the external thermal system.

The Cauer networks generally have physical significance and may be divided between nodes to separate thermal behavior due to one portion of the network from another. The Foster networks, though when sorted by time constant (as above) bear a rough correlation with the Cauer networks, are really only convenient mathematical models. Cauer networks can be easily implemented using circuit simulating

tools, whereas Foster networks may be more easily implemented using mathematical tools (for instance, in a spreadsheet program), according to the following formula:

$$R(t) = \sum_{i=1}^n R_i (1 - e^{-t/\tau_i})$$




Figure 29. SOIC-8 Exposed Pad,  $\theta_{JA}$  as a Function of the Pad Copper Area, Board Material FR4




Figure 30. SOIC-8 Exposed Pad Thermal Duty Cycle Curves on 1.0 in Spreader Test Board, 1.0 oz Cu




Figure 31. SOIC-8 Exposed Pad Single Pulse Heating Curve

PACKAGE THERMAL DATA

| Parameter                                               | Conditions<br>Typical Value        |      |                                    |      | Units |
|---------------------------------------------------------|------------------------------------|------|------------------------------------|------|-------|
| DPAK 5-LEAD Package                                     | 100 mm <sup>2</sup> Spreader Board |      | 645 mm <sup>2</sup> Spreader Board |      |       |
|                                                         | 1 oz                               | 2 oz | 1 oz                               | 2 oz |       |
| Junction-to-Board-top ( $\Psi_{JB}$ , $\Psi_{JB}$ )     | 18                                 | 18   | 17                                 | 16   | °C/W  |
| Junction-to-Pin 3 (tab) ( $\Psi_{JL3}$ , $\Psi_{JL3}$ ) | 16                                 | 16   | 16                                 | 16   | °C/W  |
| Junction-to-Ambient ( $R_{\theta JA}$ , $\theta_{JA}$ ) | 87                                 | 77   | 62                                 | 55   | °C/W  |

Package construction  
Without mold compound




Figure 32. PCB Layout and Package Construction for Simulation

Table 3. DPAK 5-LEAD THERMAL RC NETWORK MODELS\*


| Drain Copper Area (1 oz thick) |          |       | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       |
|--------------------------------|----------|-------|---------------------|---------------------|-------|---------------------|---------------------|-------|
| (SPICE Deck Format)            |          |       | Cauer Network       |                     |       | Foster Network      |                     |       |
|                                |          |       | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> | Units | Tau                 | Tau                 | Units |
| C_C1                           | Junction | Gnd   | <b>0.0000016</b>    | <b>0.0000016</b>    | W-s/C | <b>1.00E-06</b>     | <b>1.00E-06</b>     | sec   |
| C_C2                           | node1    | Gnd   | <b>0.0000060</b>    | <b>0.0000060</b>    | W-s/C | <b>1.00E-05</b>     | <b>1.00E-05</b>     | sec   |
| C_C3                           | node2    | Gnd   | <b>0.0000177</b>    | <b>0.0000177</b>    | W-s/C | <b>1.00E-04</b>     | <b>1.00E-04</b>     | sec   |
| C_C4                           | node3    | Gnd   | <b>0.0001586</b>    | <b>0.0001587</b>    | W-s/C | <b>1.76E-04</b>     | <b>1.76E-04</b>     | sec   |
| C_C5                           | node4    | Gnd   | 0.0001927           | 0.0001931           | W-s/C | 0.0010              | 0.0010              | sec   |
| C_C6                           | node5    | Gnd   | 0.0056684           | 0.0058019           | W-s/C | 0.030               | 0.030               | sec   |
| C_C7                           | node6    | Gnd   | 0.0832719           | 0.1225791           | W-s/C | 0.285               | 0.299               | sec   |
| C_C8                           | node7    | Gnd   | 0.1125429           | 0.3555671           | W-s/C | 3.00                | 3.00                | sec   |
| C_C9                           | node8    | Gnd   | 0.5161495           | 1.2959188           | W-s/C | 9.03                | 11.80               | sec   |
| C_C10                          | node9    | Gnd   | 1.4600223           | 1.8396650           | W-s/C | 55.2                | 79.0                | sec   |
|                                |          |       | 100 mm <sup>2</sup> | 645 mm <sup>2</sup> |       | R's                 | R's                 |       |
| R_R1                           | Junction | node1 | <b>0.8287213</b>    | <b>0.8287120</b>    | °C/W  | <b>0.490938</b>     | <b>0.490938</b>     | °C/W  |
| R_R2                           | node1    | node2 | <b>1.9304163</b>    | <b>1.9303119</b>    | °C/W  | <b>1.061544</b>     | <b>1.061544</b>     | °C/W  |
| R_R3                           | node2    | node3 | <b>4.7751915</b>    | <b>4.7743247</b>    | °C/W  | <b>3.356895</b>     | <b>3.356895</b>     | °C/W  |
| R_R4                           | node3    | node4 | <b>2.3736457</b>    | <b>2.3705112</b>    | °C/W  | <b>1.606314</b>     | <b>1.606314</b>     | °C/W  |
| R_R5                           | node4    | node5 | 2.0679537           | 2.0623650           | °C/W  | 5.00                | 5.00                | °C/W  |
| R_R6                           | node5    | node6 | 5.3364094           | 5.1102633           | °C/W  | 5.00                | 5.00                | °C/W  |
| R_R7                           | node6    | node7 | 6.0331860           | 3.2428679           | °C/W  | 2.00                | 2.00                | °C/W  |
| R_R8                           | node7    | node8 | 22.7616126          | 8.6995800           | °C/W  | 9.147005            | 5.071663            | °C/W  |
| R_R9                           | node8    | node9 | 17.9894079          | 16.1165074          | °C/W  | 17.23178            | 3.646957            | °C/W  |
| R_R10                          | node9    | gnd   | 22.7199543          | 16.7871407          | °C/W  | 41.92202            | 34.68827            | °C/W  |

\*Bold face items in the tables above represent the package without the external thermal system.


The Cauer networks generally have physical significance and may be divided between nodes to separate thermal behavior due to one portion of the network from another. The Foster networks, though when sorted by time constant (as above) bear a rough correlation with the Cauer networks, are really only convenient mathematical models. Cauer networks can be easily implemented using circuit simulating

tools, whereas Foster networks may be more easily implemented using mathematical tools (for instance, in a spreadsheet program), according to the following formula:


$$R(t) = \sum_{i=1}^n R_i (1 - e^{-t/\tau_i})$$



**Figure 33. DPAK 5-Lead,  $\theta_{JA}$  as a Function of the Pad Copper Area, Board Material FR4**




**Figure 34. DPAK 5-Lead Thermal Duty Cycle Curves on 1.0 in Spreader Test Board, 1.0 oz Cu**




**Figure 35. DPAK 5-Lead Single Pulse Heating Curve**



# NCV8184



**Figure 36. Grounded Capacitor Thermal Network ("Cauer" Ladder)**




**Figure 37. Non-Grounded Capacitor Thermal Ladder ("Foster" Ladder)**

## ORDERING INFORMATION

| Device Order Number | Package Type             | Shipping†          |
|---------------------|--------------------------|--------------------|
| NCV8184DG           | SOIC-8<br>(Pb-Free)      | 98 Units / Tube    |
| NCV8184DR2G         | SOIC-8<br>(Pb-Free)      | 2500 / Tape & Reel |
| NCV8184DTRKG        | DPAK<br>(Pb-Free)        | 2500 / Tape & Reel |
| NCV8184PDG          | SOIC-8 epad<br>(Pb-Free) | 98 Units / Tube    |
| NCV8184PDR2G        | SOIC-8 epad<br>(Pb-Free) | 2500 / Tape & Reel |


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




SCALE 1:1

**DPAK-5, CENTER LEAD CROP**  
CASE 175AA  
ISSUE B


DATE 15 MAY 2014


NOTES:  
1. DIMENSIONING AND TOLERANCING  
PER ANSI Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.

| DIM | INCHES |       | MILLIMETERS |      |
|-----|--------|-------|-------------|------|
|     | MIN    | MAX   | MIN         | MAX  |
| A   | 0.235  | 0.245 | 5.97        | 6.22 |
| B   | 0.250  | 0.265 | 6.35        | 6.73 |
| C   | 0.086  | 0.094 | 2.19        | 2.38 |
| D   | 0.020  | 0.028 | 0.51        | 0.71 |
| E   | 0.018  | 0.023 | 0.46        | 0.58 |
| F   | 0.024  | 0.032 | 0.61        | 0.81 |
| G   | 0.180  | BSC   | 4.56        | BSC  |
| H   | 0.034  | 0.040 | 0.87        | 1.01 |
| J   | 0.018  | 0.023 | 0.46        | 0.58 |
| K   | 0.102  | 0.114 | 2.60        | 2.89 |
| L   | 0.045  | BSC   | 1.14        | BSC  |
| R   | 0.170  | 0.190 | 4.32        | 4.83 |
| R1  | 0.185  | 0.210 | 4.70        | 5.33 |
| S   | 0.025  | 0.040 | 0.63        | 1.01 |
| U   | 0.020  | ---   | 0.51        | ---  |
| V   | 0.035  | 0.050 | 0.89        | 1.27 |
| Z   | 0.155  | 0.170 | 3.93        | 4.32 |

**RECOMMENDED  
SOLDERING FOOTPRINT\***


\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, [SOLDERM/D](#).

**GENERIC  
MARKING DIAGRAMS\***


IC


Discrete

XXXXXX = Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
WW = Work Week  
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

|                         |                                |                                                                                                                                                                                  |
|-------------------------|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98AON12855D</b>             | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>DPAK-5 CENTER LEAD CROP</b> | <b>PAGE 1 OF 1</b>                                                                                                                                                               |


**onsemi** and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011





NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.80        | 5.00 | 0.189     | 0.197 |
| B   | 3.80        | 4.00 | 0.150     | 0.157 |
| C   | 1.35        | 1.75 | 0.053     | 0.069 |
| D   | 0.33        | 0.51 | 0.013     | 0.020 |
| G   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 0.10        | 0.25 | 0.004     | 0.010 |
| J   | 0.19        | 0.25 | 0.007     | 0.010 |
| K   | 0.40        | 1.27 | 0.016     | 0.050 |
| M   | 0°          | 8°   | 0°        | 8°    |
| N   | 0.25        | 0.50 | 0.010     | 0.020 |
| S   | 5.80        | 6.20 | 0.228     | 0.244 |

GENERIC  
MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
■ = Pb-Free Package

XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

|                  |             |                                                                                                                                                                                     |
|------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-8 NB   | PAGE 1 OF 2                                                                                                                                                                         |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

|                                                                                                                                                                                                   |                                                                                                                                                                                          |                                                                                                                                                                                    |                                                                                                                                                                                                        |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>STYLE 1:</b><br>PIN 1. EMITTER<br>2. COLLECTOR<br>3. COLLECTOR<br>4. EMITTER<br>5. EMITTER<br>6. BASE<br>7. BASE<br>8. EMITTER                                                                 | <b>STYLE 2:</b><br>PIN 1. COLLECTOR, DIE, #1<br>2. COLLECTOR, #1<br>3. COLLECTOR, #2<br>4. COLLECTOR, #2<br>5. BASE, #2<br>6. EMITTER, #2<br>7. BASE, #1<br>8. EMITTER, #1               | <b>STYLE 3:</b><br>PIN 1. DRAIN, DIE #1<br>2. DRAIN, #1<br>3. DRAIN, #2<br>4. DRAIN, #2<br>5. GATE, #2<br>6. SOURCE, #2<br>7. GATE, #1<br>8. SOURCE, #1                            | <b>STYLE 4:</b><br>PIN 1. ANODE<br>2. ANODE<br>3. ANODE<br>4. ANODE<br>5. ANODE<br>6. ANODE<br>7. ANODE<br>8. COMMON CATHODE                                                                           |
| <b>STYLE 5:</b><br>PIN 1. DRAIN<br>2. DRAIN<br>3. DRAIN<br>4. DRAIN<br>5. GATE<br>6. GATE<br>7. SOURCE<br>8. SOURCE                                                                               | <b>STYLE 6:</b><br>PIN 1. SOURCE<br>2. DRAIN<br>3. DRAIN<br>4. SOURCE<br>5. SOURCE<br>6. GATE<br>7. GATE<br>8. SOURCE                                                                    | <b>STYLE 7:</b><br>PIN 1. INPUT<br>2. EXTERNAL BYPASS<br>3. THIRD STAGE SOURCE<br>4. GROUND<br>5. DRAIN<br>6. GATE 3<br>7. SECOND STAGE Vd<br>8. FIRST STAGE Vd                    | <b>STYLE 8:</b><br>PIN 1. COLLECTOR, DIE #1<br>2. BASE, #1<br>3. BASE, #2<br>4. COLLECTOR, #2<br>5. COLLECTOR, #2<br>6. EMITTER, #2<br>7. EMITTER, #1<br>8. COLLECTOR, #1                              |
| <b>STYLE 9:</b><br>PIN 1. EMITTER, COMMON<br>2. COLLECTOR, DIE #1<br>3. COLLECTOR, DIE #2<br>4. EMITTER, COMMON<br>5. EMITTER, COMMON<br>6. BASE, DIE #2<br>7. BASE, DIE #1<br>8. EMITTER, COMMON | <b>STYLE 10:</b><br>PIN 1. GROUND<br>2. BIAS 1<br>3. OUTPUT<br>4. GROUND<br>5. GROUND<br>6. BIAS 2<br>7. INPUT<br>8. GROUND                                                              | <b>STYLE 11:</b><br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>6. DRAIN 2<br>7. DRAIN 1<br>8. DRAIN 1                                               | <b>STYLE 12:</b><br>PIN 1. SOURCE<br>2. SOURCE<br>3. SOURCE<br>4. GATE<br>5. DRAIN<br>6. DRAIN<br>7. DRAIN<br>8. DRAIN                                                                                 |
| <b>STYLE 13:</b><br>PIN 1. N.C.<br>2. SOURCE<br>3. SOURCE<br>4. GATE<br>5. DRAIN<br>6. DRAIN<br>7. DRAIN<br>8. DRAIN                                                                              | <b>STYLE 14:</b><br>PIN 1. N-SOURCE<br>2. N-GATE<br>3. P-SOURCE<br>4. P-GATE<br>5. P-DRAIN<br>6. P-DRAIN<br>7. N-DRAIN<br>8. N-DRAIN                                                     | <b>STYLE 15:</b><br>PIN 1. ANODE 1<br>2. ANODE 1<br>3. ANODE 1<br>4. ANODE 1<br>5. CATHODE, COMMON<br>6. CATHODE, COMMON<br>7. CATHODE, COMMON<br>8. CATHODE, COMMON               | <b>STYLE 16:</b><br>PIN 1. EMITTER, DIE #1<br>2. BASE, DIE #1<br>3. EMITTER, DIE #2<br>4. BASE, DIE #2<br>5. COLLECTOR, DIE #2<br>6. COLLECTOR, DIE #2<br>7. COLLECTOR, DIE #1<br>8. COLLECTOR, DIE #1 |
| <b>STYLE 17:</b><br>PIN 1. VCC<br>2. V2OUT<br>3. V1OUT<br>4. TXE<br>5. RXE<br>6. VEE<br>7. GND<br>8. ACC                                                                                          | <b>STYLE 18:</b><br>PIN 1. ANODE<br>2. ANODE<br>3. SOURCE<br>4. GATE<br>5. DRAIN<br>6. DRAIN<br>7. CATHODE<br>8. CATHODE                                                                 | <b>STYLE 19:</b><br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>6. MIRROR 2<br>7. DRAIN 1<br>8. MIRROR 1                                             | <b>STYLE 20:</b><br>PIN 1. SOURCE (N)<br>2. GATE (N)<br>3. SOURCE (P)<br>4. GATE (P)<br>5. DRAIN<br>6. DRAIN<br>7. DRAIN<br>8. DRAIN                                                                   |
| <b>STYLE 21:</b><br>PIN 1. CATHODE 1<br>2. CATHODE 2<br>3. CATHODE 3<br>4. CATHODE 4<br>5. CATHODE 5<br>6. COMMON ANODE<br>7. COMMON ANODE<br>8. CATHODE 6                                        | <b>STYLE 22:</b><br>PIN 1. I/O LINE 1<br>2. COMMON CATHODE/VCC<br>3. COMMON CATHODE/VCC<br>4. I/O LINE 3<br>5. COMMON ANODE/GND<br>6. I/O LINE 4<br>7. I/O LINE 5<br>8. COMMON ANODE/GND | <b>STYLE 23:</b><br>PIN 1. LINE 1 IN<br>2. COMMON ANODE/GND<br>3. COMMON ANODE/GND<br>4. LINE 2 IN<br>5. LINE 2 OUT<br>6. COMMON ANODE/GND<br>7. COMMON ANODE/GND<br>8. LINE 1 OUT | <b>STYLE 24:</b><br>PIN 1. BASE<br>2. EMITTER<br>3. COLLECTOR/ANODE<br>4. COLLECTOR/ANODE<br>5. CATHODE<br>6. CATHODE<br>7. COLLECTOR/ANODE<br>8. COLLECTOR/ANODE                                      |
| <b>STYLE 25:</b><br>PIN 1. VIN<br>2. N/C<br>3. REXT<br>4. GND<br>5. IOUT<br>6. IOUT<br>7. IOUT<br>8. IOUT                                                                                         | <b>STYLE 26:</b><br>PIN 1. GND<br>2. dv/dt<br>3. ENABLE<br>4. ILIMIT<br>5. SOURCE<br>6. SOURCE<br>7. SOURCE<br>8. VCC                                                                    | <b>STYLE 27:</b><br>PIN 1. ILIMIT<br>2. OVLO<br>3. UVLO<br>4. INPUT+<br>5. SOURCE<br>6. SOURCE<br>7. SOURCE<br>8. DRAIN                                                            | <b>STYLE 28:</b><br>PIN 1. SW_TO_GND<br>2. DASIC_OFF<br>3. DASIC_SW_DET<br>4. GND<br>5. V_MON<br>6. VBULK<br>7. VBULK<br>8. VIN                                                                        |
| <b>STYLE 29:</b><br>PIN 1. BASE, DIE #1<br>2. EMITTER, #1<br>3. BASE, #2<br>4. EMITTER, #2<br>5. COLLECTOR, #2<br>6. COLLECTOR, #2<br>7. COLLECTOR, #1<br>8. COLLECTOR, #1                        | <b>STYLE 30:</b><br>PIN 1. DRAIN 1<br>2. DRAIN 1<br>3. GATE 2<br>4. SOURCE 2<br>5. SOURCE 1/DRAIN 2<br>6. SOURCE 1/DRAIN 2<br>7. SOURCE 1/DRAIN 2<br>8. GATE 1                           |                                                                                                                                                                                    |                                                                                                                                                                                                        |

|                         |                    |                                                                                                                                                                                     |
|-------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42564B</b> | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-8 NB</b>   | <b>PAGE 2 OF 2</b>                                                                                                                                                                  |

**onsemi** and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



8  
1  
SCALE 1:1

SOIC-8 EP  
CASE 751AC  
ISSUE E


DATE 05 OCT 2022

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.
4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
5. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
7. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.




| DIM | MILLIMETERS |          |      |
|-----|-------------|----------|------|
|     | MIN.        | NOM..    | MAX. |
| A   | 1.35        | 1.55     | 1.75 |
| A1  | ---         | 0.05     | 0.10 |
| A2  | 1.35        | 1.50     | 1.65 |
| b   | 0.31        | 0.41     | 0.51 |
| c   | 0.17        | 0.21     | 0.23 |
| D   | 4.90 BSC    |          |      |
| E   | 6.00 BSC    |          |      |
| E1  | 3.90 BSC    |          |      |
| e   | 1.27 BSC    |          |      |
| F   | 2.24        | 2.72     | 3.20 |
| F1  |             | 0.20 REF |      |
| G   | 1.55        | 2.03     | 2.51 |
| G1  |             | 0.46 REF |      |
| h   | 0.25        | 0.38     | 0.50 |
| L   | 0.40        | 0.84     | 1.27 |
| L1  | 1.04 REF    |          |      |
| L2  | 0.25 REF    |          |      |
| Ø   | 0°          | 4°       | 8°   |



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

GENERIC  
MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

|                  |             |                                                                                                                                                                                  |
|------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DOCUMENT NUMBER: | 98AON14029D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-8 EP   | PAGE 1 OF 1                                                                                                                                                                      |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)