

General Description

The MAX3291/MAX3292 high-speed RS-485/RS-422 transceivers feature driver preemphasis circuitry, which extends the distance and increases the data rate of reliable communication by reducing intersymbol interference (ISI) caused by long cables. The MAX3291 is programmable for data rates of 5Mbps to 10Mbps, while the MAX3292 is programmable for data rates up to 10Mbps by using a single external resistor.

The MAX3291/MAX3292 are full-duplex devices that operate from a single +5V supply and offer a low-current shutdown mode that reduces supply current to 100nA. They feature driver output short-circuit current limiting and a fail-safe receiver input that guarantees a logic-high output if the input is open circuit. A 1/4-unitload receiver input impedance allows up to 128 transceivers on the bus.

Applications

Long-Distance, High-Speed RS-485/RS-422 Communications

Telecommunications

Industrial-Control Local Area Networks

Features

- ♦ Preemphasis Increases the Distance and Data Rate of Reliable RS-485/RS-422 Communication
- ♦ Data Rate


Optimized for 5Mbps to 10Mbps (MAX3291) Programmable up to 10Mbps (MAX3292)

- **♦ 100nA Low-Current Shutdown Mode**
- ♦ Allow Up to 128 Transceivers on the Bus
- → -7V to +12V Common-Mode Input Voltage Range
- ♦ Pin-Compatible with '75180, MAX489, MAX491 MAX3080, MAX3083, MAX3086, MAX1482

Ordering Information

TEMP. RANGE	PIN-PACKAGE
0°C to +70°C	14 SO
0°C to +70°C	14 Plastic DIP
-40°C to +85°C	14 SO
-40°C to +85°C	14 Plastic DIP
0°C to +70°C	14 SO
0°C to +70°C	14 Plastic DIP
-40°C to +85°C	14 SO
-40°C to +85°C	14 Plastic DIP
	0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C -40°C to +85°C

Typical Operating Circuit and Functional Diagram



Pin Configuration appears at end of data sheet.

NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VCC, VCCD) Control Input Voltage (RE, DE, PE	+6V
PSET, DI)	0.3V to (V _{CC} + 0.3V)
Driver Output Voltage (Y, Z)	7.5V to +12.5V
Receiver Input Voltage (A, B)	7.5V to +12.5V
Receiver Output Voltage (RO)	0.3V to (Vcc + 0.3V)
Continuous Power Dissipation (TA	$= +70^{\circ}C)$
14-Pin SO (derate 8.7mW/°C abo	ove +70°C)695mW
14-Pin Plastic DIP (derate 10.0m	W/°C above +70°C)800mW

Operating Temperature Ranges	
MAX329_C_ D	0°C to +70°C
MAX329_E_ D	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10s	ec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, V_{CC} = +5V ±5%, RPSET = 0 (MAX3292), V_{CC} = V_{CCD} (MAX3292), T_{A} = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V_{CC} = +5V and T_{A} = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DRIVER				1			1
Differential Driver Output	Von	Figure 1	$R = 27\Omega$	1.5		5.0	V
Differential Driver Output	VOD	Figure 1	No load (Note 2)			5.25	V
Differential Driver Output with Preemphasis	V _{ODP}	R = 27Ω		2.4			V
Differential Driver Preemphasis Ratio	DPER	Figure 1, $R = 27\Omega$ (Note	: 3)	1.65	2.0	2.35	V
Change in Magnitude of Differential Output Voltage (Normal and Preemphasis)	ΔV_{OD} , ΔV_{ODP}	Figure 1, $R = 27\Omega$ (Note	÷ 4)			0.2	V
Driver Common-Mode Output Voltage (Normal and Preemphasis)	Voc	Figure 1, R = 27Ω			V _{CC} / 2	3	V
Change in Magnitude of Common-Mode Voltage (Normal and Preemphasis)	ΔV _{OC}	Figure 1, R = 27Ω (Note 5)				0.3	V
Change in Magnitude of Common-Mode Output Voltage (Normal to Preemphasis)	ΔV _{NP}	Figure 1, R = 27Ω			50		mV
Input High Voltage	VIH	DE, DI, RE		2.4			V
input riigii voitage	VIH	PEE		3.75			V
Input Low Voltage	VIL	DE, DI, RE, PEE				0.8	V
Input Current	liN	DE, DI, RE				±2	μΑ
PEE Input Current (MAX3291)	IPEE			-15	-30	-45	μΑ
PSET Input Current (MAX3292)	IPSET	VPSET = VCC			70	110	μA
Output Leakage (Y and Z)	lo	DE = GND,	$V_Y = V_Z = +12V$			25	μA
Output Leakage (1 and 2)	lo	$V_{CC} = GND \text{ or } 5.25V$	$V_Y = V_Z = -7V$			-25	μΑ
Driver Short-Circuit Output Current	I _{OSD}	-7V ≤ V _{OUT} ≤ +12V (Note 6)		±30		±250	mA

DC ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, V_{CC} = +5V ±5%, RPSET = 0 (MAX3292), V_{CC} = V_{CCD} (MA

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RECEIVER							1
Input Current (A and B)	I _A , _B	DE = GND,	V _{IN} = +12V			250	μΑ
input current (A and B)	IA, B	$V_{CC} = GND \text{ or } 5.25V$	$V_{IN} = -7V$			-150	μΛ
Receiver Differential Threshold Voltage	V _T H	-7V ≤ V _{CM} ≤ +12V		-200		200	mV
Receiver Input Hysteresis	ΔV _{TH}	$V_A = V_B = 0$			35		mV
Receiver Output High Voltage	Voн	$I_O = -4mA$, $V_A - V_B = V_{TH}$		3.5			V
Receiver Output Low Voltage	Vol	IO = 4mA, VA - VB = -VTH				0.4	V
Three-State Output Current at Receiver	lozr	0 ≤ V ₀ ≤ V _{CC}			0.1	±1	μΑ
Receiver Input Resistance	RIN	-7V ≤ V _{CM} ≤ +12V		48			kΩ
Receiver Output Short-Circuit Current	losr	0 ≤ V _{RO} ≤ V _{CC}		±15		±95	mA
SUPPLY CURRENT				'			
No-Load Supply Current	ICC + ICCD	\overline{RE} = GND, DE = V _{CC}			2.0	3.0	mA
Supply Current in Shutdown Mode	ISHDN	$\overline{RE} = V_{CC}$, DE = GND, $V_Y = V_Z = 0$ to V_{CC} or floating			0.1	1	μΑ

SWITCHING CHARACTERISTICS

(Typical Operating Circuit, $V_{CC} = +5V \pm 5\%$, RPSET = 0 (MAX3292), $V_{CC} = V_{CCD}$ (MAX3292), $T_{A} = +25^{\circ}C$, unless otherwise noted. Typical values are at $V_{CC} = +5V$ and $T_{A} = +25^{\circ}C$.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	tdplh	Figures 3 and 5, $R_{DIFF} = 54\Omega$,			41	65	ns
Driver i ropagation Delay	tDPHL	$C_{L1} = C_{L2} = 50pF$			44	65	113
Driver Differential Output	t _{HL}	Figures 3 and 5, RDIFF	= 54 Ω ,		12		ns
Rise or Fall Time	tLH	$C_{L1} = C_{L2} = 50pF$	$C_{L1} = C_{L2} = 50pF$		12		113
Driver Preemphasis Interval	tpre	Figures 3 and 10, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 50pF$	MAX3291/MAX3292, R _{PSET} = 0	80	100	120	ns
			MAX3292, R _{PSET} = 523 k $Ω$	0.75	1	1.25	μs
Preemphasis Voltage Level to Normal Voltage Level Delay	t _{PTND}	Figures 3 and 10, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 50pF$			30		ns
Differential Driver Output Skew t _{DPLH} - t _{DPHL}	t _{DSKEW}	Figures 3 and 5, R_{DIFF} = 54Ω , C_{L1} = C_{L2} = $50pF$			3	8	ns
Maximum Data Rate	f _{MAX}			10			Mbps

SWITCHING CHARACTERISTICS (continued)


(Typical Operating Circuit, $V_{CC} = +5V \pm 5\%$, RPSET = 0 (MAX3292), $V_{CC} = V_{CCD}$ (MAX3292), $T_{A} = +25$ °C, unless otherwise noted. Typical values are at $V_{CC} = +5V$ and $T_{A} = +25$ °C.)

					l
tDZH	Figures 2 and 6, S2 closed, $R_L = 500\Omega$, $C_L = 100pF$		72	105	ns
†DZL	Figures 2 and 6, S1 closed, $R_L = 500\Omega$, $C_L = 100pF$		55	105	ns
t _{DLZ}	Figures 2 and 6, S1 closed, $R_L = 500\Omega$, $C_L = 15 pF$		53	100	ns
t _{DHZ}	Figures 2 and 6, S2 closed, $R_L = 500\Omega$, $C_L = 15 pF$		71	100	ns
t _{RPLH}	Figures 7 and 9, C _L = 50pF, V _{ID} = 2V,		49	85	ns
trphl	$V_{CM} = 0$		52	85	113
trskew	Figures 7 and 9, C _L = 100pF		3		ns
† _{RZL}	Figures 2 and 8, R_L = 1k Ω , C_L = 100pF, S1 closed	3	43	55	ns
trzh	Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 100pF$, S2 closed	3	43	55	ns
tRLZ	Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 15pF$, S1 closed		25	45	ns
t _{RHZ}	Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 15pF$, S2 closed		25	45	ns
tshdn	Figures 4 and 11 (Note 7)	50	160	500	ns
tDZH(SHDN)	Figures 2 and 6, $R_L = 500\Omega$, $C_L = 100pF$, S2 closed		6000	8750	ns
tDZL(SHDN)	Figures 2 and 6, $R_L = 500\Omega$, $C_L = 100pF$, S1 closed		6000	8750	ns
[†] RZH(SHDN)	Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 100pF$, S2 closed		850	1500	ns
trzl(SHDN)	Figures 2 and 8, R_L = 1k Ω , C_L = 100pF, S1 closed		30	1500	ns
	tDZL tDLZ tDHZ tRPLH tRPHL tRSKEW tRZL tRZH tRLZ tRHZ tSHDN tDZH(SHDN) tDZL(SHDN)	tdzh $C_L = 100pF$ tdzl $Figures 2$ and 6, S1 closed, $R_L = 500\Omega$, $C_L = 100pF$ tddz $Figures 2$ and 6, S1 closed, $R_L = 500\Omega$, $C_L = 15pF$ tdhz $Figures 2$ and 6, S2 closed, $R_L = 500\Omega$, $C_L = 15pF$ treph $Figures 7$ and 9, $C_L = 50pF$, $V_{ID} = 2V$, $V_{CM} = 0$ treph	tDZH $C_L = 100pF$ tDZL Figures 2 and 6, S1 closed, $R_L = 500\Omega$, $C_L = 100pF$ tDLZ Figures 2 and 6, S1 closed, $R_L = 500\Omega$, $C_L = 15pF$ tDHZ Figures 2 and 6, S2 closed, $R_L = 500\Omega$, $C_L = 15pF$ tRPLH Figures 7 and 9, $C_L = 50pF$, $V_{ID} = 2V$, $V_{CM} = 0$ tRSKEW Figures 7 and 9, $C_L = 100pF$ tRZL Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 100pF$, $S1$ closed tRZH Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 15pF$, $S1$ closed tRLZ Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 15pF$, $S2$ closed tRHZ Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 15pF$, $S2$ closed tDZH(SHDN) Figures 2 and 6, $R_L = 500\Omega$, $R_L = 100pF$,	tDZH CL = 100pF 72 tDZL Figures 2 and 6, S1 closed, RL = 500Ω, CL = 100pF 55 tDLZ Figures 2 and 6, S1 closed, RL = 500Ω, CL = 15pF 53 tDHZ Figures 2 and 6, S2 closed, RL = 500Ω, CL = 15pF 71 tRPLH Figures 7 and 9, CL = 50pF, VID = 2V, VCM = 0 49 tRPLH Figures 7 and 9, CL = 100pF 3 tRZL Figures 2 and 8, RL = 1kΩ, CL = 100pF, S1 closed 3 43 tRZH Figures 2 and 8, RL = 1kΩ, CL = 100pF, S2 closed 3 43 tRLZ Figures 2 and 8, RL = 1kΩ, CL = 15pF, S1 closed 25 tRHZ Figures 2 and 8, RL = 1kΩ, CL = 15pF, S2 closed 25 tSHDN Figures 2 and 6, RL = 500Ω, CL = 100pF, S2 closed 50 160 tDZH(SHDN) Figures 2 and 6, RL = 500Ω, CL = 100pF, S1 closed 6000 tRZH(SHDN) Figures 2 and 8, RL = 1kΩ, CL = 100pF, S1 closed 6000 tRZH(SHDN) Figures 2 and 8, RL = 1kΩ, CL = 100pF, S2 closed 850 tRZH(SHDN) Figures 2 and 8, RL = 1kΩ, CL = 100pF, S2 closed 850	IDZH $C_L = 100pF$ 72 105 $IDZL$ Figures 2 and 6, S1 closed, $R_L = 500\Omega$, $C_L = 100pF$ 55 105 IDZ Figures 2 and 6, S1 closed, $R_L = 500\Omega$, $C_L = 15pF$ 53 100 IDZ Figures 2 and 6, S2 closed, $R_L = 500\Omega$, $C_L = 15pF$ 71 100 IDZ Figures 2 and 9, $C_L = 50pF$, $V_{ID} = 2V$, $V_{CM} = 0$ 49 85 $IRPHL$ Figures 7 and 9, $C_L = 100pF$ 3 3 $IRZL$ Figures 2 and 8, $R_L = 1k\Omega$, $C_L = 100pF$, $S_L = 100pF$,

- **Note 1:** All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground unless otherwise noted.
- Note 2: Guaranteed by design.
- Note 3: DPER is defined as (V_{ODP} / V_{OD}).
- **Note 4:** ΔV_{ODP} and ΔV_{OC} are the changes in V_{DD} and V_{OC} , respectively, when the DI input changes. This specification reflects constant operating conditions. When operating conditions shift, the maximum value may be momentarily exceeded.
- Note 5: ΔV_{ODP} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.
- Note 6: Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting.
- Note 7: Shutdown is enabled by bringing $\overline{\text{RE}}$ high and DE low. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 500ns, the device is guaranteed to have entered shutdown. Time to shutdown for the device (t_{SHDN}) is measured by monitoring R0 as in Figure 4.

Typical Operating Characteristics








Note A: Dotted line represents region in which preemphasis may not work in systems with excessive power-supply noise. See *Preemphasis at Low Data Rates*.


_Typical Operating Characteristics (continued)


($V_{CC} = +5V$, $T_A = +25$ °C, unless otherwise noted.)














Pin Description

PIN		NAME	FUNCTION				
MAX3291							
1	_	PEE	Preemphasis Enable Input. To enable preemphasis, leave PEE unconnected, connect to V_{CC} , or drive high. To enable strong-level-drive only mode, connect PEE to GND or drive low.				
_	1	PSET	Preemphasis Set Input. Sets the preemphasis interval. Connect a resistor (R _{PSET}) in parallel with a capacitor (C _{PSET}) from PSET to V _{CC} to set the preemphasis interval. See <i>Typical Operating Circuit</i> .				
2	2	RO	Receiver Output. When \overline{RE} is low and if A - B \geq 200mV, RO is high; if A - B \leq -200mV, RO is low.				
3	3	RE	Receiver Output Enable. Drive RE low to enable RO; RO is high impedance when RE is high. Drive RE high and DE low to enter low-power shutdown mode.				
4	4	DE	Driver Output Enable. Drive DE high to enable the driver outputs. These outputs are high impedance when DE is low. Drive RE high and DE low to enter low-power shutdown mode.				
5	5	DI	Driver Input. With DE high, a low on DI forces the noninverting output low and the inverting output high. Similarly, a high on DI forces the noninverting output high and the inverting output low.				
6, 8, 13	8	N.C.	No Connection. Not internally connected.				
7	6, 7	GND	Ground				
9	9	Υ	Noninverting Driver Output				
10	10	Z	Inverting Driver Output				
11	11	В	Inverting Receiver Input				
12	12	Α	Noninverting Receiver Input				
_	13	Vccd	Connect to V _{CC}				
14	14	Vcc	Positive Supply: $+4.75V \le V_{CC} \le +5.25V$				




Figure 1. Driver DC Test Load




Figure 2. Driver or Receiver Enable/Disable Timing Test Load




Figure 3. Driver Timing Test Circuit




Figure 5. Driver Propagation Delays




Figure 7. Receiver Propagation Delays




Figure 4. Shutdown Timing Diagram




Figure 6. Driver Enable and Disable Times





Figure 8. Receiver Enable and Disable Times



L Figure 9. Receiver Propagation Delay Test Circuit




Figure 10. Preemphasis Timing




Figure 11. Time-to-Shutdown Test Circuit

Function Tables

TRANSMITTING							
	INPUTS	OUTPUTS					
RE	DE	DI	Z	Υ			
Х	1	1	0	1			
Х	1	0	1	0			
0	0	Х	High-Z	High-Z			
1	0	Х	High-Z and SHUTDOWN				

RECEIVING							
	INPUTS						
RE	RO						
0	Х	≥ 0.2V	1				
0	Х	≤ -0.2V	0				
0	Х	Open	1				
1	1	Х	High-Z				
1	0	X	High-Z and SHUTDOWN				

X = Don't care

Z = High impedance

SHUTDOWN = Low-power shutdown; driver and receiver outputs are high impedance.

Detailed Description

The MAX3291/MAX3292 high-speed RS-485/RS-422 transceivers feature driver preemphasis circuitry, which extends the distance and increases the data rate of reliable communication by reducing intersymbol interference (ISI) caused by long cables. The MAX3291 is programmable for data rates of 5Mbps to 10Mbps, while the MAX3292 is programmable for data rates up to 10Mbps by using a single external resistor.

The MAX3291/MAX3292 are full-duplex devices that operate from a single +5V supply and offer a low-current shutdown mode that reduces supply current to 100nA. They feature driver output short-circuit current limiting and a fail-safe receiver input that guarantees a logic-high output if the input is open circuit. A 1/4-unit-load receiver input impedance allows up to 128 transceivers on the bus.

Inter-symbol interference (ISI) causes significant problems for UARTs if the total RS-485/RS-422 signal jitter becomes 10% or more of the baud period. ISI is caused by the effect of the cable's RC time constant on different bit patterns. If a series of ones is transmitted, followed by a zero, the transmission-line voltage rises to a high value at the end of the string of ones (signal 1 in Figure 12). As the signal moves towards the zero state, it takes longer to reach the zero-crossing, because its starting voltage is farther from the zero crossing. On the other hand, if the data pattern has a string of zeros followed by a one and then another zero, the one-to-zero transition starts from a voltage that is much closer to the zero-crossing (V_A - V_B = 0) and it takes much less time for the signal to reach the zerocrossing (signal 2 in Figure 12). In other words, the propagation delay depends upon the previous bit pattern. This is inter-symbol interference (ISI).

Preemphasis reduces ISI by increasing the signal amplitude at every transition edge for about one baud period, counteracting the effects of the cable (see the section Setting the Preemphasis Interval). Figure 13 shows a typical preemphasis waveform optimized for data rates between 5Mbps and 10Mbps. When DI changes from a logic low to a logic high, the differential output switches to a strong high. At the end of the preemphasis interval, the strong high returns to a normal high level. Both levels meet RS-485/RS-422 specifications, and the strong levels are typically 1.9 times larger than the normal levels. If DI switches back to a logic low before the end of the preemphasis interval, the differential output switches directly from the strong high to the strong low. Similarly, this explanation applies when DI transitions from high to low.




Figure 12. Inter-Symbol Interference among Two Data Patterns: Signal 1 = 111111110, Signal 2 = 00000010




Figure 13. Typical Preemphasis Waveform with a 100ns Preemphasis Interval

_Applications Information

Data Rate vs. Cable Length

In general, preemphasis allows either double the distance for a fixed data rate or double the data rate for a fixed existing cable distance over existing RS-485 transceivers that do not feature preemphasis. Figure 14 shows that the MAX3291/MAX3292 transmits approximately twice as far at the same data rate or twice as fast at the same cable length as a conventional RS-485 transceiver without preemphasis for 10% jitter.

Setting the Preemphasis Interval

The MAX3291 has an internal fixed preemphasis interval of 100ns. Use the MAX3291 for existing designs requiring industry-standard '75180 pin-compatibility at data rates of 5Mbps to 10Mbps.

The MAX3292 has a resistor-programmable preemphasis interval for more flexibility. For data rates less than 1Mbps, use the following equation to calculate RPSET (the preemphasis setting resistor):

 $R_{PSET} = 580 (t_{BAUD} - 100)$

where t_{BAUD} = one baud period in ns.

For example, a baud rate of 500kbps produces a baud period of $2\mu s$ ($2\mu s = 2000ns$).

RPSET = 580 (tBAUD - 100)RPSET = $580 \text{ (} 2000 - 100) = 1.1M\Omega$

For data rates of 1Mbps to 10Mbps, use the following equation to calculate Rpset:

RPSET = 580 (tBAUD - 100)(tBAUD / 1000)

where t_{BAUD} = one baud period in ns.

For example, a baud rate of 1Mbps produces a baud period of $1\mu s$ ($1\mu s = 1000ns$).

R_{PSET} = 580 (1000 - 100)(1000 / 1000) = 522kΩ (closest standard value is 523kΩ)

Set the preemphasis interval by connecting the RPSET resistor from PSET to V_{CC} . Use a 0.1µF bypass capacitor (CPSET) from PSET to V_{CC} . If PSET is connected directly to V_{CC} (RPSET = 0), the preemphasis interval reverts to the nominal 100ns value.




Figure 14. Preemphasis Driver Performance Compared to a Conventional Driver Without Preemphasis at 10% Jitter

Eye Diagrams

One simple method to quickly determine your circuit configuration is to view an eye diagram. An eye diagram is a scope photo (voltage vs. time) showing the transitions of a pseudo-random bit string displaying at least one bit interval. Use an eye diagram to quickly calculate the total jitter of a circuit configuration. Jitter is the total time variation at the zero-volt differential crossing, and percent jitter is expressed as a percentage of one baud period, tBAUD. Figures 15 and 16 show typical eye diagrams for a non-preemphasis device and the MAX3291/MAX3292. ISI and jitter are often used interchangeably; however, they are not exactly the same thing. ISI usually makes up the majority of the jitter, but asymmetrical high and low driver output voltage levels and time skews of non-ideal transceivers (driver and receiver) also contribute to jitter.




Figure 15. Eye Diagram of a Typical RS-485 Transceiver Without Preemphasis, while Driving 1000 feet of Cable at 5Mbps




Figure 16. Eye Diagram of the MAX3292 with a Preemphasis Interval of 175ns, while Driving 1000 feet of Cable at 5Mbps

% Jitter = (total jitter / tBAUD) • 100

When the total amount of time skew becomes 10% or more of the baud period, the data error rate can increase sharply.

128 Transceivers on the Bus

The standard RS-485 receiver input impedance is $12k\Omega$ (one unit load), and the standard driver can drive up to 32 unit loads. The MAX3291/MAX3292 transceivers have a 1/4-unit-load receiver input impedance ($48k\Omega$), allowing up to 128 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit-loads or less can be connected to the line.

Low-Power Shutdown Mode

Initiate low-power shutdown mode by bringing \overline{RE} high and DE low. In shutdown the MAX3291/MAX3292 typically draw only 1 μ A of supply current.

Simultaneously driving \overline{RE} and DE is allowed; the parts are guaranteed not to enter shutdown if \overline{RE} is high and DE is low for less than 80ns. If the inputs are in this state for at least 300ns, the parts are guaranteed to enter shutdown.

Enable times tzH and tzL in the *Switching Characteristics* tables correspond to when the part is not in the low-power shutdown state. Enable times tzH(SHDN) and tzL(SHDN) assume the parts are shut down. It takes drivers and receivers longer to activate from the low-power shutdown mode (tzH(SHDN), tzL(SHDN)) than from the driver/receiver disable mode (tzH, tzL).

Line Repeater

For line lengths greater than what one MAX3291/MAX3292 can drive, use the repeater application shown in Figure 17.

Figure 18 shows the system differential voltage for the MAX3292 driving 4000 feet of 26AWG twisted-pair wire into two 120Ω termination loads.

Line Termination

The MAX3291/MAX3292 are targeted for applications requiring the best combination of long cable length and lowest bit-error rate. In order to achieve this combination, the cable system must be set up with care. There are three basic steps:

- 1) The cable should only have two ends (no tree configuration with long branches), which are terminated with a simple resistor termination whose value is the cable's characteristic impedance (Zo). Avoid terminations anywhere else along the cable. This ensures that there are no reflections at the end of the cable, and that all transmitters (whether they are located at the ends of the cable or somewhere along the length) see the same impedance, equal to Zo / 2.
- 2) Make all branches or stubs short enough so that twice the propagation delay along the stub (down and back) is significantly less than one baud period (around 15% or less). This ensures that the reflections from the end of the stub (which are unavoidable, since the stubs are not terminated) settle in much less than a baud period. If the application requires a branch much longer than this, use a repeater (see the *Line Repeater* section).




Figure 17. Line-Repeater Application




Figure 18. MAX3292 System Differential Voltage Driving 4000 Feet, Using Two 120Ω Termination Resistors

3) Don't overload the cable with too many receivers. Even though the MAX3291/MAX3292 receives present only 1/4-unit load, placing 128 receivers on the cable will attenuate the signal if spaced out along the cable and, in addition, cause reflections if clumped in one spot. The MAX3291/MAX3292 successfully drive the cables to correct RS-485/RS-422 levels with 128 receivers, but the preemphasis effect is significantly diminished.

The MAX3291/ MAX3292 are centered for a load impedance of 54Ω , which corresponds to the parallel combination of the cable impedance and termination resistors. If your cable impedance deviates somewhat from this value, you still get the preemphasis effect (although the ideal preemphasis time, tpre, may need adjustment). However, if your cable impedance is significantly different, the preemphasis ratio DPER changes, resulting in

significantly less preemphasis. Determine the preemphasis ratio versus load by referring to the Driver Differential Output Voltage vs. RDIFF graph in the *Typical Operating Characteristics*. Read the strong and normal levels from the graph (remember that the horizontal units are half your cable impedance) and divide the two numbers to get DPER (DPER = VSTRONG / VNORMAL = VODP / VOD). Figures 19 and 20 show typical network application circuits with proper termination.

Preemphasis at Low Data Rates (MAX3292)

At low data rates (<1Msps), preemphasis operation is not guaranteed because it is highly dependent on the system power-supply noise. Minimize this noise by increasing bypass capacitance and using a power supply with a fast transient response.




Figure 19. Typical Half-Duplex RS-485 Network





Figure 20. Typical Full-Duplex RS-485 Network






SO/DIP

() ARE FOR THE MAX3292 ONLY.


_Chip Information

TRANSISTOR COUNT: 2280 SUBSTRATE CONNECTED TO GND

_Package Information



Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600