

ASSP

Single Serial Input PLL Frequency Synthesizer On-chip 1.2 GHz Prescaler

MB15E03SL

■ DESCRIPTION


The Fujitsu MB15E03SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1.2 GHz prescaler. The 1.2 GHz prescaler has a dual modulus division ratio of 64/65 or 128/129 enabling pulse swallowing operation. The supply voltage range is between 2.4 V and 3.6 V. The MB15E03SL uses the latest BiCMOS process, as a result, the supply current is typically 2.0 mA at 2.7 V. A refined charge pump supplies a well balanced output currents of 1.5 mA or 6 mA. The charge pump current is selectable by serial data. MB15E03SL is ideally suited for wireless mobile communications, such as GSM.

■ FEATURES

- High frequency operation: 1.2 GHz max
- Low power supply voltage: $V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$
- Ultra Low power supply current: $I_{CC} = 2.0 \text{ mA typ. (} V_{CC} = V_p = 2.7 \text{ V, } T_a = +25^\circ\text{C, in locking state)}$
 $I_{CC} = 2.5 \text{ mA typ. (} V_{CC} = V_p = 3 \text{ V, } T_a = +25^\circ\text{C, in locking state)}$
- Direct power saving function: Power supply current in power saving mode
Typ. $0.1 \mu\text{A (} V_{CC} = V_p = 3 \text{ V, } T_a = +25^\circ\text{C)}$, Max. $10 \mu\text{A (} V_{CC} = V_p = 3 \text{ V)}$
- Dual modulus prescaler: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: $R = 3 \text{ to } 16,383$
- Serial input programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 3 to 2,047
- Selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: $T_a = -40 \text{ to } +85^\circ\text{C}$
- Pin compatible with MB15E03, MB15E03L


■ PACKAGES

16-pin plastic SSOP



(FPT-16P-M05)


16-pad plastic BCC



(LCC-16P-M06)

MB15E03SL

■ PIN ASSIGNMENTS




■ PIN DESCRIPTION

Pin No.		Pin Name	I/O	Descriptions
SSOP	BCC			
1	16	OSC _{IN}	I	Programmable reference divider input. Oscillator input connection to a TCXO.
2	1	OSC _{OUT}	O	Oscillator output.
3	2	V _P	—	Power supply voltage input for the charge pump.
4	3	V _{CC}	—	Power supply voltage input.
5	4	D _O	O	Charge pump output. Phase of the charge pump can be selected via programming of the FC bit.
6	5	GND	—	Ground.
7	6	Xfin	I	Prescaler complementary input which should be grounded via a capacitor.
8	7	fin	I	Prescaler input. Connection to an external VCO should be done via AC coupling.
9	8	Clock	I	Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.)
10	9	Data	I	Serial data input using binary code. The last bit of the data is a control bit. (Open is prohibited.)
11	10	LE	I	Load enable signal input. (Open is prohibited.) When LE is set high, the data in the shift register is transferred to a latch according to the control bit in the serial data.
12	11	PS	I	Power saving mode control. This pin must be set at "L" at Power-ON. (Open is prohibited.) PS = "H"; Normal mode PS = "L"; Power saving mode
13	12	ZC	I	Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = "H"; Normal D _O output. ZC = "L"; D _O becomes high impedance.
14	13	LD/fout	O	Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected via programming of the LDS bit. LDS = "H"; outputs fout (fr/fp monitoring output) LDS = "L"; outputs LD ("H" at locking, "L" at unlocking.)
15	14	φP	O	Phase comparator N-channel open drain output for an external charge pump. Phase can be selected via programming of the FC bit.
16	15	φR	O	Phase comparator CMOS output for an external charge pump. Phase can be selected via programming of the FC bit.

MB15E03SL

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating		Unit	Remark
			Min.	Max.		
Power supply voltage	V_{CC}	—	−0.5	4.0	V	
	V_P	—	V_{CC}	6.0	V	
Input voltage	V_I	—	−0.5	$V_{CC} + 0.5$	V	
Output voltage	V_O	Except Do	GND	V_{CC}	V	
	V_O	Do	GND	V_P	V	
Storage temperature	Tstg	—	−55	+125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	2.4	3.0	3.6	V	
	V_P	V_{CC}	—	5.5	V	
Input voltage	V_I	GND	—	V_{CC}	V	
Operating temperature	Ta	−40	—	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.


MB15E03SL

■ ELECTRICAL CHARACTERISTICS

($V_{CC} = 2.4$ to 3.6 V, $T_a = -40$ to $+85^\circ\text{C}$)

Parameter		Symbol	Condition		Value			Unit
					Min.	Typ.	Max.	
Power supply current*1		I _{CC} *1	V _{CC} = V _P = 2.7 V (V _{CC} = V _P = 3.0 V)		—	2.0 (2.5)	—	mA
Power saving current		I _{PS}	ZC = “H” or open		—	0.1*2	10	μA
Operating frequency	f _{in}	f _{in}	—		100	—	1200	MHz
	OSC _{IN}	OSC _{IN}	—		3	—	40	MHz
Input sensitivity	f _{in} *3	Pf _{in}	50 Ω system (Refer to the Measurment circuit.)		−15	—	+2	dBm
	OSC _{IN} *3	V _{OSC}	—		0.5	—	V _{CC}	Vp-p
“H” level input voltage	Data, Clock, LE, PS, ZC	V _{IH}	—		V _{CC} × 0.7	—	—	V
“L ” level input voltage		V _{IL}	—		—	—	V _{CC} × 0.3	
“H” level input current	Data, Clock, LE, PS	I _{IH} *4	—		−1.0	—	+1.0	μA
“L ” level input current		I _{IL} *4	—		−1.0	—	+1.0	
“H” level input current	OSC _{IN}	I _{IH}	—		0	—	+100	μA
“L ” level input current		I _{IL} *4	—		−100	—	0	
“H” level input current	ZC	I _{IH} *4	—		−1.0	—	+1.0	μA
“L ” level input current		I _{IL} *4	Pull up input		−100	—	0	
“L ” level output voltage	φP	V _{OL}	Open drain output		—	—	0.4	V
“H” level output voltage	φR, LD/fout	V _{OH}	V _{CC} = V _P = 3 V, I _{OH} = −1 mA		V _{CC} − 0.4	—	—	V
“L ” level output voltage		V _{OL}	V _{CC} = V _P = 3 V, I _{OL} = 1 mA		—	—	0.4	
“H” level output voltage	Do	V _{DOH}	V _{CC} = V _P = 3 V, I _{DOH} = −0.5 mA		V _P − 0.4	—	—	V
“L ” level output voltage		V _{DOL}	V _{CC} = V _P = 3 V, I _{DOL} = 0.5 mA		—	—	0.4	
High impedance cutoff current	Do	I _{OFF}	V _{CC} = V _P = 3 V, V _{OFF} = 0.5 V to V _P − 0.5 V		—	—	2.5	nA
“L ” level output current	φP	I _{OL}	Open drain output		1.0	—	—	mA
“H” level output current	φR, LD/fout	I _{OH}	—		—	—	−1.0	mA
“L ” level output current		I _{OL}	—		1.0	—	—	
“H” level output current	Do	I _{DOH} *4	V _{CC} = 3 V, V _P = 3 V, V _{DO} = V _P /2 Ta = +25°C	CS bit = “H”	—	−6.0	—	mA
				CS bit = “L ”	—	−1.5	—	
		I _{DOL}		CS bit = “H”	—	6.0	—	
				CS bit = “L ”	—	1.5	—	
Charge pump current rate	I _{DOL} /I _{DOH}	I _{DOMT} *5	V _{DD} = V _P /2		—	3	—	%
	vs V _{DO}	I _{DOVD} *6	0.5 V ≤ V _{DO} ≤ V _P − 0.5 V		—	10	—	%
	vs Ta	I _{DOTA} *7	− 40°C ≤ Ta ≤ +85°C		—	10	—	%

- *1: Conditions; $f_{in} = 1200 \text{ MHz}$, $f_{osc} = 12 \text{ MHz}$, $T_a = +25^\circ\text{C}$, in locking state.
- *2: $V_{CC} = V_P = 3.0 \text{ V}$, $f_{osc} = 12.8 \text{ MHz}$, $T_a = +25^\circ\text{C}$, in power saving mode
- *3: AC coupling. 1000 pF capacitor is connected under the condition of min. operating frequency.
- *4: The symbol “-” (minus) means direction of current flow.
- *5: $V_{CC} = V_P = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ $(|I_3| - |I_4|) / [(|I_3| + |I_4|) / 2] \times 100(\%)$
- *6: $V_{CC} = V_P = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ $[(|I_2| - |I_1|) / 2] / [(|I_1| + |I_2|) / 2] \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})
- *7: $V_{CC} = V_P = 3.0 \text{ V}$, $V_{DO} = V_P/2$ $(|I_{DO(+85^\circ\text{C})} - I_{DO(-40^\circ\text{C})}| / 2) / (|I_{DO(+85^\circ\text{C})} + I_{DO(-40^\circ\text{C})}| / 2) \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})



■ FUNCTIONAL DESCRIPTION

1. Pulse Swallow Function

The divide ratio can be calculated using the following equation:

$$f_{vco} = [(M \times N) + A] \times f_{osc} \div R \quad (A < N)$$

- f_{vco} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)
- f_{osc} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)
- M : Preset divide ratio of the dual modulus prescaler (64 or 128)

2. Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.

Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE pin is taken high, stored data is latched according to the control bit data as follows:

Table 1. Control Bit

Control Bit (CNT)	Destination of Serial Data
H	For the programmable reference divider
L	For the programmable divider

(1) Shift Register Configuration

Programmable Reference Counter																		
LSB ↓		Data Flow →															MSB ↓	
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
C N T	R 1	R 2	R 3	R 4	R 5	R 6	R 7	R 8	R 9	R 10	R 11	R 12	R 13	R 14	SW	FC	LDS	CS

CNT	: Control bit	[Table 1]
R1 to R14	: Divide ratio setting bit for the programmable reference counter (3 to 16,383)	[Table 2]
SW	: Divide ratio setting bit for the prescaler (64/65 or 128/129)	[Table 5]
FC	: Phase control bit for the phase comparator	[Table 8]
LDS	: LD/fout signal select bit	[Table 7]
CS	: Charge pump current select bit	[Table 6]

Note: Start data input with MSB first.




Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
·	·	·	·	·	·	·	·	·	·	·	·	·	·	·
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table 3. Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N ₁₁	N ₁₀	N ₉	N ₈	N ₇	N ₆	N ₅	N ₄	N ₃	N ₂	N ₁
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
·	·	·	·	·	·	·	·	·	·	·	·
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

MB15E03SL

Table 4. Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
·	·	·	·	·	·	·	·
127	1	1	1	1	1	1	1

Table 5. Prescaler Data Setting

SW	Prescaler Divide Ratio
H	64/65
L	128/129

Table 6. Charge Pump Current Setting

CS	Current Value
H	± 6.0 mA
L	± 1.5 mA

Table 7. LD/fout Output Select Data Setting

LDS	LD/f _{OUT} Output Signal
H	f _{OUT} signal
L	LD signal

(2) Relation between the FC Input and Phase Characteristics


The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (D_o) and the phase comparator output (ϕ_R , ϕ_P) are reversed according to the FC bit. Also, the monitor pin (f_{OUT}) output is controlled by the FC bit. The relationship between the FC bit and each of D_o , ϕ_R , and ϕ_P is shown below.

Table 8. FC Bit Data Setting (LDS = "H")

	FC = High				FC = Low			
	D_o	ϕ_R	ϕ_P	LD/f _{OUT}	D_o	ϕ_R	ϕ_P	LD/f _{OUT}
$f_r > f_P$	H	L	L	f _{OUT} = f _r	L	H	Z*	f _{OUT} = f _P
$f_r < f_P$	L	H	Z*		H	L	L	
$f_r = f_P$	Z*	L	Z*		Z*	L	Z*	

* : High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.



3. Do Output Control

Table 9. ZC Pin Setting

ZC pin	Do output
H	Normal output
L	High impedance

4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 10. PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the signal PLL, the lock detector, LD, remains high, indicating a locked condition.


Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (f_p) and the reference frequency (f_r) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time. To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: When power (V_{cc}) is first applied, the device must be in standby mode, PS = Low, for at least 1 μs .


MB15E03SL

Note: • PS pin must be set “L” for Power-ON.



- (1) PS = L (power saving mode) at Power ON
- (2) Set serial data 1 μs later after power supply remains stable ($V_{CC} \geq 2.2 \text{ V}$).
- (3) Release power saving mode (PS: L $\rightarrow$ H) 100 ns later after setting serial data.

■ SERIAL DATA INPUT TIMING




On the rising edge of the clock, one bit of data is transferred into the shift register.

Parameter	Min.	Typ.	Max.	Unit
t1	20	—	—	ns
t2	20	—	—	ns
t3	30	—	—	ns
t4	30	—	—	ns


Parameter	Min.	Typ.	Max.	Unit
t5	100	—	—	ns
t6	20	—	—	ns
t7	100	—	—	ns

Note: LE should be "L" when the data is transferred into the shift register.


■ PHASE COMPARATOR OUTPUT WAVEFORM



[FC = "H"]




[FC = "L"]



- Notes:
1. Phase error detection range: -2π to $+2\pi$
 2. Pulses on Do output signal during locked state are output to prevent dead zone.
 3. LD output becomes low when phase is t_{wu} or more. LD output becomes high when phase error is t_{wl} or less and continues to be so for three cycles or more.
 4. t_{wu} and t_{wl} depend on OSC_{IN} input frequency.
 $t_{wu} \geq 2/f_{osc}$ (s) (e. g. $t_{wu} \geq 156.3$ ns, $f_{osc} = 12.8$ MHz)
 $t_{wl} \leq 4/f_{osc}$ (s) (e. g. $t_{wl} \leq 312.5$ ns, $f_{osc} = 12.8$ MHz)
 5. LD becomes high during the power saving mode (PS = "L").

■ MEASUREMENT CIRCUIT (for Measuring Input Sensitivity fin/OSC_{IN})




Note: 16-pin SSOP


MB15E03SL

■ TYPICAL CHARACTERISTICS

1. fin input sensitivity




2. OSC_{IN} input sensitivity




3. Do output current

1.5 mA mode




6.0 mA mode




MB15E03SL


4. fin input impedance



5. OSC_{IN} input impedance




■ REFERENCE INFORMATION




$f_{vco} = 810.425 \text{ MHz}$
 $K_v = 17 \text{ MHz/V}$
 $f_r = 25 \text{ kHz}$
 $f_{osc} = 14.4 \text{ MHz}$
 $\text{exp current: } 6.0 \text{ mA}$

- LPF




(Continued)

- PLL Reference Leakage



- PLL Phase Noise




(Continued)

(Continued)




PLL Lock Up Time

810.425 MHz $\rightarrow$ 826.425 $\pm$ 1kHz
Lch $\rightarrow$ Hch 1.40 ms




PLL Lock Up Time

826.425 MHz $\rightarrow$ 810.425 $\pm$ 1kHz
Hch $\rightarrow$ Lch 1.52 ms



MB15E03SL

■ APPLICATION EXAMPLE



V_p: 5.5 V Max

Notes:1. SSOP-16

2. In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation. It is recommended to consult with a supplier of the crystal resonator. (Reference oscillator circuit provides its own bias, feedback resistor is 100 kΩ (typ).)

■ USAGE PRECAUTIONS

To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting device into or removing device from a socket.
- Protect leads with a conductive sheet when transporting a board-mounted device.

■ ORDERING INFORMATION


Part number	Package	Remarks
MB15E03SLPFV1	16-pin, Plastic SSOP (FPT-16P-M05)	
MB15E03SLPV1	16-pad, Plastic BCC (LCC-16P-M06)	

MB15E03SL

■ PACKAGE DIMENSIONS

16-pin, Plastic SSOP
(FPT-16P-M05)

* : These dimensions do not include resin protrusion.




© 1994 FUJITSU LIMITED F16013S-2C-4

Dimensions in mm (inches)

(Continued)

(Continued)

16-pad, Plastic BCC (LCC-16P-M06)



© 1999 FUJITSU LIMITED C16017S-1C-1

Dimensions in mm (inches)