TLE7242-2G

4 Channel Fixed Frequency Constant Current Control IC

Automotive Power





Table of Contents

Table of Contents

	Table of Contents	2
1 1.1 1.2 1.3 1.3.1 1.3.2	Overview Features Applications General Description On / Off Mode Operation Constant Current Mode Operation Block Diagram	3 4 4 4 5 9
3 3.1 3.2	Pin Configuration Pin Assignment Pin Definitions and Functions	10
4 4.1 4.2 4.3	General Product Characteristics Maximum Ratings Functional Range Thermal Resistance	12 13
5 5.1 5.2 5.3 5.3.1 5.3.2	Functional Description and Electrical Characteristics Supply and Reference Input / Output Diagnostics On-State Diagnostics Off-State Diagnostics	14 15 16 19
5.4 5.5 5.6	Output Driver Current Control Serial Peripheral Interface (SPI)	24 24
5.6.1 5.6.2 5.6.2.1 5.6.2.2	SPI Signal Description SPI Message Structure SPI Message #0 - IC Version / Manufacturer SPI Message #1 - Main Period Set	26 28 28
5.6.2.3 5.6.2.4 5.6.2.5 5.6.2.6	SPI Message #2 - PWM Offset SPI Message #3 - Current Set Point and Dither Amplitude Set SPI Message #4 - Dither Period Set SPI Message #5 - Control Variable Set (KP and KI)	31 33 34
5.6.2.7 5.6.2.8 5.6.2.9 5.6.2.10 5.6.2.11 5.6.2.12	SPI Message #6 - Dynamic Threshold Value Set SPI Message #7 - On/Off Control and Fault Mask Configuration SPI Message #8 - Diagnostic Configuration SPI Message #9 - Diagnostic Read SPI Message #10 - Current Read SPI Message #11 - Autozero Read	38 40 42 43 44
5.6.2.13 6 6.1	SPI Message #12 - Duty Cycle Read Application Information Further Application Information	47
7	Package Outlines	
8	Revision History	49

2



4 Channel Fixed Frequency Constant Current Control IC

TLE7242-2G






1 Overview

1.1 Features

- Low side constant current control pre-driver integrated circuit
- · Four independent channels
- Output current programmable with 11 bit resolution
 - Current range = 0 to 1.2A (typ) with a 0.2 Ω sense resistor
 - Resolution = 0.78125 mA/bit (typ) with a 0.2 Ω sense resistor
 - +/- 2% full scale error over temperature when autozero is used
- Programmable PWM frequency via SPI from approximately 50 Hz to 4 KHz (typ)
- Programmable KP and KI coefficients for the PI controller for each channel



- Programmable Transient Mode of operation to reduce settling time when large changes in the current set point are commanded.
- Programmable superimposed dither.
 - Dither programmed by setting a dither step size and the number of PWM periods in each dither period
 - Programmed via the SPI interface
 - The dither for each channel can be enabled and programmed independently
- Programmable synchronization of the PWM control signals.
 - Phase delay time set via the SPI interface
 - Synchronization initiated via signal at the PHASE SYNC input pin.
 - Channels within one device and between multiple devices can be synchronized.
- Each channel can be configured to function as a simple on/off predriver or a constant current predriver via SPI
- Interface and Control
 - 32 Bit SPI (Serial Peripheral Interface) Slave only
 - ENABLE pin to disable all channels or freeze all channels
 - Active low RESET_B pin resets internal registers to their default state and disables all channels.
 - Open drain FAULT pin can be programmed to transition low when various faults are detected.
 - 5.0V and 3.3V logic compatible I/O
- Protection
 - Over current shutdown monitored at POSx pin.
 - Programmable over current threshold
 - Programmable over current delay time
 - Programmable over current retry time
 - Battery pin (BAT) overvoltage shutdown.
- Diagnostics
 - Over current

Туре	Package	Marking
TLE7242-2G	PG-DSO-28	TLE7242-2G

Data Sheet 3 Rev. 1.1, 2011-05-27



- Open load in on state
- Open load in off state
- Short to ground
- Test complete bit indicates that fault detection test has completed
- Control loop monitor capabilities
 - The average current measurement over the last completed PWM cycle of each channel can be accessed via SPI.
 - The PWM duty cycle of each channel can be accessed via SPI
 - The auto zero values used to null the offsets of the input amplifiers can be accessed via SPI
- Required External Components:
 - N-Channel Logic level (5V) MOSFET transistor with typical Ron ≤ 100 mΩ (e.g. BSO604NS2)
 - Recirculation diode (ultrafast)
 - Sense resistor (0.2 Ω for 1.2A average output current range)
- Green Product (RoHS compliant)
- AEC Qualified

1.2 Applications

- Variable Force Solenoids (e.g. automatic transmission solenoids)
- Other constant current solenoids
 - Idle Air Control
 - Exhaust Gas Recirculation
 - Vapor Management Valve
 - Suspension Control

1.3 General Description

The TLE7242 2G IC is a four channel low-side constant current control predriver IC. Each channel can be configured to function either in on/off mode or in constant current mode by setting the appropriate MODE bit in SPI message #7.

1.3.1 On / Off Mode Operation

For On/Off operation, the POSx and NEGx pins must be connected to the circuit in either of the configurations shown in **Figure 1**. If the sense resistor is included, the load current can be monitored by the microcontroller via a SPI command. The open load in on state fault detection feature is disabled in on/off mode.

Note: An external flyback clamp is required in this configuration otherwise the IC may be damaged.

Data Sheet 4 Rev. 1.1, 2011-05-27






Figure 1 External Circuit Diagram for On/Off Mode Operation

1.3.2 Constant Current Mode Operation

During constant current operation, the POSx and NEGx pins must be connected to the circuit in the configuration shown in **Figure 2**.

Note: An external recirculation diode is required in this configuration otherwise the IC may be damaged.




Figure 2 External Circuit Diagram for Constant Current Mode Operation

The constant current control circuit can operate in two modes; steady state mode and transient mode.

Steady-State Mode

During steady-state operation, the PWM control signal driven at the OUTx pin is controlled by the control loop shown in Figure 3. The PWM Frequency is programmed via the SPI message # 1. In this message the main period divider, N, can be set to any value between 79 and 2^{14} -1. The equation for calculating the PWM frequency is:

$$F_{PWM} = \frac{F_{CLK}}{32 * N}$$



The 11 bit Current Set Point is programmed via the SPI message #3. The equation for calculating the current setpoint is:

$$Current_{setpoint} [mA] = \frac{setpoint(11bit)}{2^{11}} * \frac{320}{R_{SENSE}}$$

The Proportional coefficient (KP) and the Integral coefficient (KI) of the control loop are programmed in SPI message #5. The KP and KI values should be set to values that result in the desired transient response of the control loop. The duty cycle of the OUTx pin can be calculated from the difference equations:

$$DutyCycle (k) = KP * \frac{Rsense}{1.28 * N} * error (k-1) + INT (k)$$

$$INT (k) = KI * \frac{Rsense}{1.28 * N} * error (k-1) + INT (k-1)$$

where error is the difference between the commanded average current and measured average current in units of Amps.

where k indicates the integral number of PWM periods that have elapsed since current regulation was initiated.




Figure 3 Control Loop - Steady-State Mode

Auto Zero

When a channel is configured for constant current operation and the current set point is 000h for 256 consecutive PWM periods, an autozero sequence is initiated. The autozero sequence will measure the offset of the current

Data Sheet 6 Rev. 1.1, 2011-05-27



measurement amplifiers. If the autozero function is enabled in SPI message #7, then the measured offset will be subtracted from the A/D converter output as shown in **Figure 3** when the current set point is greater than 0.

Dither

A triangular dither waveform can be superimposed on the current set point by setting the Dither Enable bit in SPI message #3. The amplitude and frequency of the dither waveform are programmed for each channel via SPI messages #3 and #4. See the SPI message section for details.

The first programmed value is the step size of the dither waveform which is the number of bits added or subtracted from the setpoint per PWM period. One LSb of the dither step size is 1/16 the magnitude of the nominal setpoint current value. The second programmed value is the number of steps in one quarter of the dither waveform.

When dither is enabled, a new dither amplitude setting, a new dither frequency setting, or a dither disable command will not be activated until the current dither cycle has completed - see **Figure 4**. The dither cycle is completed on the positive zero crossing of the dither waveform. A change in the setpoint current, however, is activated at the start of the next PWM period.




Figure 4 New Dither Values Programmed and the Resultant Waveform Timing

Note: the actual dither waveform is attenuated and phase shifted according to the frequency response of the control loop.

If a channel enters transient mode operation while the dither waveform is active, the dither wave-form will pause until transient mode is exited.

Transient Mode

When a large change in the current set point occurs, the device can be programmed to enter transient mode of operation. The setpoint change threshold required to initiate transient mode can be programmed in SPI message #6. The purpose of this mode of operation is to reduce the transition time of the load current after a large change in setpoint. In this mode of operation the OUTx pin signal is controlled by the state machine shown in **Figure 5**. The control method in this mode is similar to hysteretic control, the OUTx signal transitions high or low based on the immediate value of the measured output current. The PWM frequency is not fixed in this mode of operation. The device will automatically switch from transient mode of operation to steady state operation at the start of the first PWM period after the new set point has been reached.






Figure 5 Transient Mode State Diagram

A typical current waveform during transient mode operation is shown in **Figure 6**. Starting from a set point I, the new set point II is accepted a short time after the rising edge on CS_B. The OUTx pin remains high until the measured load current has reached the new set point. The OUTx pin is then toggled on and off to maintain the load current near the new set point until the next PWM period begins. The device will then switch back to steady state control and the OUTx pin will be controlled by the control loop shown in **Figure 3**.

During the transition from transient mode operation to steady state operation, the integrator is pre-loaded with a SPI programmable value. This value should be chosen to give an initial PWM duty cycle approximately equal to the duty cycle required to regulate the load current at the new set point.




Figure 6 Transient Mode Timing Diagram



Block Diagram

2 Block Diagram




Figure 7 Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 8 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Analog /Digital	Function
1	OUT3	0	А	Gate driver output for channel #3. Connect to the gate of the external MOSFET.
2	OUT2	0	A	Gate driver output for channel #2. Connect to the gate of the external MOSFET.
3	POS3	I	А	Channel #3 Positive sense pin. Connect to the "load" side of the external sense resistor.
4	NEG3	I	A	Channel #3 Negative sense pin. Connect to the "FET" side of the external sense resistor.
5	NEG2	I	А	Channel #2 Negative sense pin. Connect to the "FET" side of the external sense resistor.
6	POS2	I	A	Channel #2 Positive sense pin. Connect to the "load" side of the external sense resistor.
7	GND_A	-	-	Analog Ground
8	V5A	-	-	5V supply pin for analog. An external capacitor is to be connected between this pin and GND_A near this pin.
9	POS1	I	A	Channel #1 Positive sense pin. Connect to the "load" side of the external sense resistor.



Pin Configuration

Pin	Symbol	I/O	Analog /Digital	Function
10	NEG1	I	Α	Channel #1 Negative sense pin. Connect to the "FET" side of the external sense resistor.
11	NEG0	I	Α	Channel #0 Negative sense pin. Connect to the "FET" side of the external sense resistor.
12	POS0	I	Α	Channel #0 Positive sense pin. Connect to the "load" side of the external sense resistor.
13	OUT1	0	Α	Gate driver output for channel #1. Connect to the gate of the external MOSFET.
14	OUT0	0	Α	Gate driver output for channel #0. Connect to the gate of the external MOSFET.
15	BAT	I	A	Battery sense input for over voltage detection. Connect through a series resistor (e.g. 1 Kohm) to the solenoid supply voltage. A large electrolytic capacitor (e.g. 47uF) should be placed between the BAT supply and ground.
16	PHASE_SYNC	I	D	Used to synchronize the rising edges of the PWM signal on the OUTx pins for each channel.
17	TEST	I	D	Used for IC Test. Must be connected to GND_D for specified operation of the IC.
18	SI	I	D	SPI Serial data in
19	V_SIGNAL	I	-	Supply pin for the SPI SO output and the pull-ups of the digital inputs CS_B and RESET_B. An external capacitor must be connected between this pin and GND_D near this pin.
20	SO	0	D	SPI Serial data out
21	GND_D	-	-	GND pin for digital and driver circuitry.
22	CLK	I	D	Main clock input for the IC. A clock input of 20 MHz to 40 MHz is required.
23	V5D	-	-	5V supply pin for the digital circuit blocks and the OUT pin driver circuits. A pair of external capacitors is to be connected between this pin and GND_D very near this pin. Example values of the external capacitors are 100nF and 100pF.
24	SCK	I	D	SPI Clock input
25	CS_B	I	D	SPI Chip Select Bar (low active signal)
26	ENABLE	I	D	When this input pin is low all channels are turned off (zero current) or remain in their last state, depending on how the channel is programmed to respond
27	RESET_B	I	D	When this input pin is low all channels are turned off and all internal registers are reset to their default state. The part must be held in reset by an external source until all supplies are stable and within tolerance.
28	FAULT	0	D	This open drain output pin is pulled low when a fault condition is detected. Certain faults can be masked via SPI.



General Product Characteristics

4 General Product Characteristics

4.1 Maximum Ratings

Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40 ·C to +150 ·C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lim	nit Values	Unit	Conditions
			Min.	Max.		
Voltage	s			'		
4.1.1	Battery Input (VBAT)	V_{BAT}	-13	50	V	_
4.1.2	Supply Voltage (logic)	$\begin{matrix} V_{\rm 5D,} V_{\rm 5A,} \\ V_{\rm signal} \end{matrix}$	-0.3	6.0	V	-
4.1.3	POSx, NEGx	V_{pos}, V_{neg}	-0.3	50	V	_
4.1.4	POSx-NEGx	$V_{pos-}V_{neg}$	-0.2	13	V	_
4.1.5	OUTx	V_{out}	-0.3	min(V _{5D} + 0.3; 6)	V	-
4.1.6	RESET_B, SI, SCK, CS_B, CLK, TEST, PHASE_SYNC, ENABLE	V_{io}	-0.3	min(V _{5D} + 0.3; 6)	V	-
4.1.7	SO, FAULT	V_{io}	-0.3	min(V _{signal} + 0.3; 6)	V	-
4.1.8	Maximum difference between V5D and V5A		-500	500	mV	-
Current	s			'		
4.1.9	Input Clamp Current	I_{CLAMP}	5	- 5	mA	_
Temper	atures		*	•	*	•
4.1.10	Storage Temperature	T_{stg}	-65	150	°C	_
4.1.11	Junction Temperature	$T_{\rm j}$	-40	150	°C	_
ESD Su	sceptibility	•			•	
4.1.12	НВМ	_	-2	2	kV	2)
4.1.13	CDM all pins	_	-500	500	V	3)
4.1.14	CDM corner pins	_	-750	750	V	3)

¹⁾ Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD Susceptability HBM according to EIA/JESD 22-A 114B

³⁾ ESD Susceptability CDM according to EIA/JESD22-C101



General Product Characteristics

4.2 Functional Range

 $T_{\rm j}$ = -40 ·C to +150 ·C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lir	nit Values	Unit	Conditions
			Min.	Max.		
4.2.1	Supply Voltage (VBAT) - Full Parametric Operation on all functions except FET Pre-drivers	V_{BAT}	5.5	42	V	-
4.2.2	Supply Voltage (V5D)	$V_{ m V5D}$	4.75	5.25	V	_
4.2.3	Supply Voltage (V5A)	V_{V5A}	4.75	5.25	V	_
4.2.4	V_SIGNAL	$V_{\text{V_SIGNAL}}$	3.0	5.25	V	_
4.2.5	Clock Frequency	f_{CLK}	20	40	MHz	
4.2.6	PWM Frequency	f_{PWM}	50	4000	Hz	
4.2.7	Common Mode Voltage on POSx, NEGx pins	V_{pos} , V_{neg}	_	42	V	_

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

 T_j = -40 ·C to +150 ·C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Ambient	R_{thJA}	_	50	_	K/W	1)

¹⁾ Specified $R_{\rm thJA}$ value according to natural convestion on FR4 2s0p board; The Product (Chip + Package) was simulated on a 60.0 X 45.0 X1.5 mm board (2 X 70um).

Data Sheet 13 Rev. 1.1, 2011-05-27



5 Functional Description and Electrical Characteristics

Note: The listed characteristics are ensured over the operating range of the integrated circuit.

Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25$ °C and the given supply voltage.

5.1 Supply and Reference

The device includes a power-on reset circuit. This feature will disable the channels and reset the internal registers to their default values when the voltage on V5A and/or V5D are below their respective reset thresholds.

The V5D pin and GND_D pin are the supply and ground pins for the digital circuit blocks and the OUTx pin driver circuits. The current through these pins contain high frequency components. Decoupling with ceramic capacitors and careful PCB layout are required to obtain good EMC performance.

The V5A pin and GND_A pin are the supply and ground pins for the analog circuit blocks.

The V_SIGNAL pin supplies the SPI output pin (SO) and is the source voltage for the pull up currents on the CS_B and RESET_B pins. V_SIGNAL should be connected to the I/O supply of the microcontroller (3.3V or 5.0V).

The BAT pin is an input pin used to detect over voltage faults. This pin is not a power supply input. A series resistor should be connected between this pin and the solenoid supply voltage for transient protection.

Electrical Characteristics:

V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, T_j = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Limit Values		Conditions
			Min.	Тур.	Max.		
5.1.1	Undervoltage reset (internally triggered)	$V_{ m V5A}$	3.5	_	4.5	V	Internal reset occurs if V5A is under the undervoltage limit
5.1.2	Undervoltage reset (internally triggered)	$V_{ m V5D}$	1.0	_	4.5	V	Internal reset occurs if V5D is under the undervoltage limit
5.1.3	V5D supply current	$I_{ m V5D}$	_	_	30	mA	f_{CLK} =20MHz
					50	mA	f_{CLK} =40MHz
5.1.4	V5A supply current	I_{V5A}	_	_	25	mA	
5.1.5	V_SIGNAL supply current	I_{V_SIGNAL}	_	_	1.0	mA	SO pin in hi-Z state, digital inputs in default state
5.1.6	VBAT current	I_{VBAT}	_	_	150 50 5	μΑ μΑ μΑ	full operating range V5A=5V, BAT=14V ¹⁾ V5A=0V, BAT=14V ¹⁾

¹⁾ Not subject to production test, specified by design.

Data Sheet 14 Rev. 1.1, 2011-05-27



5.2 Input / Output

All digital inputs are compatible with 3.3 V and 5 V I/O logic levels. The supply voltage for the SPI output SO is the V_SIGNAL pin. All digital inputs are pulled to a known state by a weak internal current source or current sink when not connected. However, unused digital input pins should be connected to ground or to V_SIGNAL (according to the desired functionality) by an external connection or resistor. All input pin weak internal current sources are supplied by the V_SIGNAL pin.

The RESET_B pin is an active low input pin. When this pin is low, all channels are off, and all internal registers are reset to their default states. The device must be held in reset by an external source until all the power supplies have stabilized. The IC contains an internal power on and undervoltage reset which becomes active when V5D or V5A fall below the undervoltage reset threshold (VUVA, VUVD).

The ENABLE pin is an active high input pin which must be held high for normal operation of the device. When this pin is held low all channels are either turned off or will remain in the last state, depending on how the enable behavior of the channel is programmed via SPI. The default condition is that all channels are turned off when the ENABLE pin is low.

The CLK pin is the main clock input for the device. The input thresholds are compatible with 3.3 V and 5.0 V logic levels. No synchronization is required between the clock signal connected to the CLK pin and the SPI clock signal (SCK). All frequencies of operation (PWM signals, A/D sampling, diagnostics, etc.) are based on this clock input. Also, this clock is required in order for the device to accept and respond to SPI messages.




Figure 9 CLK Timing Diagram

The PHASE_SYNC pin is an input pin that can be used by the microcontroller to synchronize the PWM control signals of multiple channels. The desired phase delay between the rising edge of the signal applied to the PHASE_SYNC pin and the rising edge of the PWM signal of each channel can be programmed independently via SPI message #2. The equation for calculating the offset is:

$$T_{offset} = \frac{PhaseSynchOffset}{32 * F_{PWM}}$$

Each time the phase sequence occurs, the IC will latch a bit which is reported via the response to SPI message #11. (See SPI interface section for bit/message location.) This latch is cleared when the message is read.

Note: The PWM periods are restarted when a rising edge is detected on the PHASE_SYNC pin. A periodic pulse train on this pin will disturb the current regulation.

Data Sheet 15 Rev. 1.1, 2011-05-27






Figure 10 Phase Synchronization Diagram

The TEST pin is an input pin that is used during IC level test. This pin should be connected directly to ground for normal device operation.

The FAULT pin is an open drain output pin. This pin will be pulled low by the device when an unmasked fault has been detected. The fault masks are programmed via SPI message #7.

Electrical Characteristics:

V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, T_j = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.2.1	Logic input low voltage	V_{ILMAX}	_	_	8.0	V	
5.2.2	Logic input high voltage	V_{IHMIN}	2.0	_	_	V	
5.2.3	Logic output low voltage	V_{OLMAX}	_	_	0.2	V	<i>I</i> _L =200μA
5.2.4	Logic output high voltage	V_{OHMIN}	0.8*V_ SIGNAL	_	_	V	<i>I</i> _L =-200μA
5.2.5	Pull down digital input (SI, CLK, SCK, PHASE_SYNC, ENABLE, TEST)	$I_{\sf pd}$	10	_	50	μΑ	$V_{\rm in}$ =V_SIGNAL (current drain to ground)
5.2.6	Pull up digital input (CS_B, RESET_B)	I_{pu}	-10	-	-50	μА	$V_{\rm in}$ =0V (Current drain from V_SIGNAL)
5.2.7	Fault Pin voltage	V_{fault}	_	_	0.4	V	Active state; I_{fault} =2mA
5.2.8	CLK high time (rise 2.0V to fall 2.0V)	t ₁₄	8	_	_	ns	
5.2.9	CLK low time (fall 0.8V to rise 0.8V)	t ₁₅	8	_	_	ns	

5.3 Diagnostics

The TLE7242 2G includes both on-state and off-state diagnostics. On-state diagnostics are active when the OUTx pin is driven high and off-state diagnostics are active when the OUTx pin is driven low. A detected fault can be used to activate the open drain FAULT pin on the IC. This pin can be used to interrupt the microcontroller when a

Data Sheet 16 Rev. 1.1, 2011-05-27



fault is detected. Certain faults can be prevented from activating the FAULT pin by setting the fault mask register in SPI message #7.

Once a fault is detected it is latched into the FAULT register. The microcontroller can access the FAULT register by sending SPI message #9.

If the RESET_B line transitions high-to-low, a RL bit is latched into the FAULT register. The register is cleared after it is read from the SPI. The RL bit in the FAULT register will not be set again until the next high-to-low transition occurs on the RESET_B pin.

If the ENABLE pin voltage is low, the ENL bit is latched in the FAULT register. The ENL bit is cleared when the ENABLE pin returns to a high state and the FAULT register is accessed by SPI message #9.

The diagnostic delay timers for the on-state and off-state diagnostic functions are derived from the master clock signal applied to the pin CLK using a programmable predivider. This predivider is programmable by the DT1 and DT0 bits in SPI message #7.

Table 1 Timebase for Diagnostics

DT1	DT0	Pre-divider	Tested Timer and Fault Detection Time Period.		
			F _{CLK} =20 MHz	F _{CLK} =40 MHz	
0	0	128	64 μsec	32 μsec	
0	1	192	96 μsec	48 μsec	
1	0	192	96 μsec	48 μsec	
1	1	256	128 μsec	64 μsec	

$$t_{DIAG_PERIOD} = \frac{n_{fault} * predivider}{F_{CLK}} \qquad 9 \le n_{fault} \le 10$$

Three fault types in 4 different fault bits are defined:

The fault bit is 1 if the fault is detected.

Table 2 Diagnostic Flags / Bits

Fault Type	Abr.	Gate is ON	Gate is OFF
Short to Ground Fault	SG	OL-ON-F reported (=0 in ON/OFF mode)	Bit SG-F
Short to Battery Fault	SB	Bit SB-F	
Open Load Fault	OL	BIT OL-ON-F (=0 in ON/OFF mode)	Bit OL-OFF-F

Note: In order to differentiate between a Short to Ground Failure and an Open Load Failure, the channel must be turned off (setpoint = 0ma).

Tested Diagnostic Bits

The tested bits allow the distinction between a true No Fault and a No Fault due to an untested state (the detection interval has yet to occur). For instance when the calculated duty cycle is too low to complete the short to battery test.

Data Sheet 17 Rev. 1.1, 2011-05-27



Two fault tested bits are defined:

The tested bit is set to 1 when the fault test has completed successfully.

Table 3 Diagnostics Tested Bits / Flags

Tested Type	OUTx High	OUTx Low
Short to Ground and Open load OFF tested		Bit OFF-T
Short to Battery tested	Bit SB-T	

Each fault type can be described by the two bits: FAULT and TESTED.

Table 4 FAULT vs. TESTED Bits Matrix and Interpretation

FAULT	TESTED	Interpretation by microcontroller
0	0	This fault type has not been tested
0	1	No Fault - The fault type has been tested and no fault is present
1	0	This combination cannot occur
1	1	Fault - This particular fault type has occurred




Figure 11 Diagnostic Block Diagram

Data Sheet 18 Rev. 1.1, 2011-05-27



5.3.1 On-State Diagnostics

When the OUTx pin transitions high, the fault timers are cleared to 0 and the tested timer starts. If the tested timer expires, the Bit SB-T (in the SPI register #9) is set to 1. If the OUTx pin transitions low, the tested timer is cleared and then used for the off-state diagnostics.

If the analog SB fault signal (SB-FA) changes to 1, the fault filter timer starts. If the fault filter timer expires, the digitally filtered SB fault signal (SB-FD) is set to one. If SB-FA changes to 0, SB-FD changes immediately to 0 and the filter timer is cleared to 0.

A SB-FD=1 and SB-T=1 switches off the OUTx signal and the SB-F bit in the FAULT register will be set. The OUTx pin remains in the off state until the fault retry PWM period counter expires.

If the SPI fault register is read, then the SB-F bit and the SB-FT bit in the FAULT register are cleared. Also, the tested timer is cleared to 0.

The Short to Battery (SB) detection functions in both on/off and constant current mode. The SG-FD and OL-OFF-FD signals are held to 0 while the OUTx pin is high.

If the TLE7242 2G IC is in ON/OFF mode, Open Load ON detection is disabled (OL-ON-F = 0).

If the TLE7242 2G IC is not in ON/OFF mode and the OUTx pin is high for 64 PWM periods, then open load fault ON mode is detected and the OL-ON-F bit in the FAULT register is set. This bit will be cleared when a SPI fault read occurs. If the OUTx pin remains in a high state, then the open load - on fault condition is detected again after another 64 PWM cycles.




Figure 12 On-State Diagnostic Timing - Short to Vbat

Data Sheet 19 Rev. 1.1, 2011-05-27






Figure 13 Open - On

5.3.2 Off-State Diagnostics

The off-state diagnostics function in both constant current mode and in on/off mode.

When the OUTx pin transitions low, the fault timers are cleared to 0 and the tested timer starts to count up. If the tested timer expires, the Bit OFF-T in the FAULT register is set. If a SPI fault register read occurs, the tested timer is cleared to 0 and starts again to count up. If the OUTx pin transitions high, the tested-timer is cleared to zero and then used for on-state diagnostics.

If the analog OL fault signal (OL-FA) changes to 1, the fault filter timer starts to count up. If the fault filter timer expires, the digitally filtered OL fault signal (OL-ON-FD) is set to one.

If OL-FA changes to 0, OL-FD changes immediately to 0 and the fault filter timer is cleared to 0.

If the analog SG fault signal (SG-FA) changes to 1, the fault filter timer is cleared to 0 and starts to count up. If the fault filter timer expires, the digitally filtered SG fault signal (SG-FD) is set to one. If SG-FA changes to 0, SG-FD changes immediately to 0 and the fault filter timer is cleared to 0.

If SG-FD = 1 and the tested timer is expired then the SG-F bit in the FAULT register is set and the OL-OFF-F bit in the FAULT register remains unchanged (independently from OL-OFF-FD).

If SG-FD = 0 and OL-OFF-FD = 1 then the OL-F Bit in the FAULT register is set.

If a SPI fault read occurs, the OFF-T Bit, the SG-F Bit and the OL-F Bit in the SPI registers are cleared to zero (and the timers are cleared to 0).

Data Sheet 20 Rev. 1.1, 2011-05-27






Figure 14 Off-State Diagnostics




Figure 15 Off-State Diagnostics Timing Diagram - open

Data Sheet 21 Rev. 1.1, 2011-05-27



OUTX Tested Timer Total Tested Timer Fault Filter Fault Filter

Functional Description and Electrical Characteristics

Figure 16 Off-State Diagnostics Timing Diagram - short to ground

Over voltage Shutdown and Diagnostics

If the voltage at the BAT pin is above VBAT $_{OV}$, the output drivers set all OUTx pins to low, and a diagnostic bit is set (SPI Message +11 bit OVL). During over voltage condition the integrator of the steady state current control is halted (actual value of the duty cycle is not changed during over voltage). All other functions operate normally (e.g. ADC, Dithering, Auto zero, Filters, ...).

Electrical Characteristics:

SPI READ ADDR 9

V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, T_j = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Li	imit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
5.3.1	Over voltage shutdown	V_{BATOV}	42	-	-	V	Raise VBAT until all outputs shut down	
5.3.2	Open load detection voltage	$V_{POS(OL)}$	V5A-2.5	_	V5A-1.5	V		
5.3.3	POS pin OL pull down current	$I_{PD(OL)}$	60	100	150	μΑ	V5A=5V,	
		,					$V_{POS} = V_{NEG} = V5A$	
5.3.4	Short to GND detection voltage	$V_{POS(SHG)}$	V5A-3.5	_	V5A-2.5	٧		
5.3.5	POS pin SG pull-up current	$I_{\rm PD(SHG)}$	-60	-100	-150	μА	V5A=5V,	
		(3 3)					V _{POS} =V _{NEG} =0V	
5.3.6	NEG bias current - Low common	$I_{NEG(L)}$	-40	_	10	μΑ	V5A=5V,	
	mode	. ,					$V_{POS} = V_{NEG} = 0V$	
5.3.7	NEG bias current - High common	$I_{NEG(H)}$	0	_	60	μΑ	V5A=5V,	
	mode						V _{POS} =V _{NEG} =V5A	

Data Sheet 22 Rev. 1.1, 2011-05-27



V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, $T_{\rm j}$ = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values U				Conditions	
			Min.	Тур.	Max.			
5.3.8	POS Fault Threshold Voltage	V_{FLT}	0.6	0.7	0.8	V	POS voltage required to trigger a short to battery fault: config bits = 00	
5.3.9	POS Fault Threshold Voltage	V_{FLT}	0.8	0.9	1.0	V	POS voltage required to trigger a short to battery fault: config bits = 01	
5.3.10	POS Fault Threshold Voltage	V_{FLT}	1.0	1.1	1.2	V	POS voltage required to trigger a short to battery fault: config bits = 10	
5.3.11	POS Fault Threshold Voltage	V_{FLT}	1.2	1.3	1.4	V	POS voltage required to trigger a short to battery fault: config bits = 11	
5.3.12	Fault Filter Timer	n _{fault}	9		10	clocks		
5.3.13	Fault Filter Time	T_{ff}		n _{fault} · p	Clock Divider (SPI Message 7) 00 - Predivider 128 01, 10 - Predivider 192 11 - Predivider 256			
5.3.14	Tested Timer Time	T_{tt}			oredividei CLK	<u>r</u>	Clock Divider (SPI Message 7) 00 - Predivider 128 01, 10 - Predivider 192 11 - Predivider 25 6	

Data Sheet 23 Rev. 1.1, 2011-05-27



5.4 Output Driver

The OUTx pins of the device are connected to the gates of the external MOSFET transistors. The OUTx pin driver circuits charge and discharge the MOSFET gate capacitance with a constant current source and sink. The supply for the current source is the V5D pin. Internal resistors to ground are included on the OUTx pins so that the external MOSFET is held in the off state when power is not applied to the device.

An external resistor is typically placed between the OUTx pin and the gate of the external MOSFET in order to set the MOSFET turn-on and turn-off times. The value of the resistor must be chosen such that the turn-on and turn-off times of the MOSFET are no longer than 1/(Fpwm*32).

Electrical Characteristics:

V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, T_j = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions		
			Min.	Тур.	Max.				
5.4.1	Passive Gate Pull Down Resistance	R_{PD}	50	-	200	kΩ	Internal pull down resistor present at each OUTx pin		
5.4.2	OUTx source current	I_{O_SRC}	-15	_	-30	mA	V _{OUT} = V5D-2V		
5.4.3	OUTx sink current	I_{O_SNK}	15	_	30	mA	V _{OUT} = 2V		

5.5 Current Control

Electrical Characteristics:

V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, T_j = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions		
			Min.	Тур.	Max.				
5.5.1	Offset Error Output from Average block in Figure 3. 1 count = 320/Rsense * 2 ⁻¹⁴ mA		0	_	240	counts	Autozero disabled.Vpos- Vneg=0mV Vpos, Vneg ≤ 30V		
5.5.2	Gain Error		-2%	_	2%	%	Autozero Enabled.Vpos- Vneg=300mV Vpos, Vneg ≤ 30V		

Data Sheet 24 Rev. 1.1, 2011-05-27



5.6 Serial Peripheral Interface (SPI)

SPI messages for the TLE7242 2G IC are 32-bit values broken down into the following fields.

Bit 31: Read/Write Bit - 0 = Read 1 = Write

Bits 30-26: Message Identifier

Bits 25-24: Channel Number (00, 01, 10, 11)

Bits 23-0: Message Data

The message from the microcontroller must be sent MSB first. The data from the SO pin is sent MSB first. The TLE7242 2G will sample data from the SI pin on the rising edge of SCK and will shift data out of the SO pin on the rising edge of SCK.

All SPI messages must be exactly 32-bits long, otherwise the SPI message is discarded. The response to an invalid message (returned in the next SPI message) is the message with identifier 00000 (Manufacturer ID).

When the ENABLE pin is low, all SPI writes commands are executed as read commands.

When RESET_B pin is low, the SPI port is disabled. No SPI messages are received and no responses are sent. The SO pin remains in a high impedance state.

There is a one message delay in the response to each message (i.e. the response for message N will be returned during message N+1).

Read/Write operation is referenced from the SPI master. The TLE7242 2G IC is the slave device.

Some messages, such as diagnostic information, do not use the channel number field. In these cases the channel number is not part of the response.

When bit 31 is = 0 to denote a read operation to the IC, the message data in bits 23-0 of the sent message are ignored, but will contain valid data in the response message.

All response data (either from a read or write operation) is the direct contents of the addressed internal register, and is not an echo of the data sent in the previous SPI message.

The response to the first SPI message after a reset is message #0 (IC Version / Manufacturer).

Data Sheet 25 Rev. 1.1, 2011-05-27



5.6.1 SPI Signal Description

Electrical Characteristics:

V5D = 4.75V to 5.25V, Vbat = 5.5V to 42V, $T_{\rm j}$ = -40 ·C to +150 ·C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
5.6.1	T _{LEAD}	t_1	140	_	_	ns	CS_B falling (0.8V) to SCK rising (0.8V)	
5.6.2	T _{LAG}	<i>t</i> ₂	50	_	-	ns	SCK falling (0.8V) to CS_B rising (0.8V)	
5.6.3		t_3	450	_	_	ns	CS_B rise (2.0V) to CS_B fall (2.0V)	
5.6.4	1/F _{SCK} Period of SCK	t_4	100	_	_	ns	SCK rise to rise	
5.6.5		<i>t</i> ₅	10	_	_	ns	SCK falling (0.8V) to CS_B fall (2.0V)	
5.6.6		<i>t</i> ₆	40	_	_	ns	SCK high time (rise 2.0V to fall 2.0V)	
5.6.7		<i>t</i> ₇	40	_	_	ns	SCK low time (fall 0.8V to rise 0.8V)	
5.6.8		<i>t</i> ₈	10	_	_	ns	CS_B rise (2.0V) to SCK rise (0.8V)	
5.6.9	T _{SU_SI}	t_9	20	_	_	ns	SI setup time to SCK rise (0.8V)	
5.6.10	T _{HOLD_SI}	t ₁₀	20	_	_	ns	SI hold time after SCK rise (2.0V)	
5.6.11	T _{SO_ENABLE}	t ₁₁	_	-	110	ns	CS_B fall (2.0V) to SO Bit0 valid	
5.6.12	T _{VALID}	t ₁₂	_	_	80	ns	SO data valid after SCK rise (2.0V)	
5.6.13	T _{SO_DISABLE}	t ₁₃	_	_	110	ns	SO tristate after CS_B rise (2.0V)	
5.6.14	Number of clock pulses while CS_B low		32	_	32			
5.6.15	SO rise time	T_{SO_RISE}	_	_	50	ns	(20% to 80%)	
5.6.16	SO fall time	T_{SO_FALL}	_	_	50	ns	(80% to 20%)	
5.6.17	Input pin capacitance. CS_B, SI, and SCK	C_{in}	_	_	20	pF		
5.6.18	SO pin capacitance	C_{so}	_	_	25	pF	Tristate	

Data Sheet 26 Rev. 1.1, 2011-05-27






Figure 17 SPI Timing Diagram

Data Sheet 27 Rev. 1.1, 2011-05-27



SPI Message Structure 5.6.2

SPI Message #0 - IC Version / Manufacturer 5.6.2.1

Sent	Val	lues:
------	-----	-------

IC Vers	sion / N	Manufa	cturer									Reset	Value:	00 C1	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		1	MSG_IE))	1		1	1	1	not	used	1	1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	not used														

Field	Bits	Type	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
_			0 0000 = IC Version / Manufacturer

Response:

IC Version / Manufacturer	
---------------------------	--

IC Ver		Manufa	acturer									Reset	Value:	00 C1	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		1	MSG_IE)		0	0		1	' I	IC Ma	nuf ID	1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Version Number								0	0	0	0	0	0	0

Field	Bits	Туре	Description	
MSG_ID	30:26		Message Identifier	
			0 0000 = IC Version / Manufacturer	
IC Manuf ID	16:23		IC Manufacturer ID Number	
			1100 0001= Infineon Technologies	
Version	8:15		Version Number	
Number			0000 0010 = K11	

Data Sheet 28 Rev. 1.1, 2011-05-27

Reset Value: 00 00 02 71...



Functional Description and Electrical Characteristics

5.6.2.2 SPI Message #1 - Main Period Set

Main Period Set

	01104												· · ·		vн
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W	MSG_ID					CH1	СН0		ı	ı	้นทเ	ısed	I	ı	
1		I					I	I	1		I				

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
not	used						ı	PWM D	ivider -	N					
	i.			i.	i	i.	í.	i.	ń	i.	i	i.	i.	i	i

Field	Bits	Туре	Description	
R/W	31		Read / Write Bit	
			0 = Read	
			1 = Write	
MSG_ID	30:26		Message Identifier	
_			0 0001 = Main Period Set	
Channel	25:24		Channel Number	
N	13:0		PWM Divider N	

Response:

Main Period Set Reset Value: 00 00 02 71_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		1	MSG_IC))	1	CH1	СН0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

0 0 PWM Divider - N	0	•	1	1	I	I	•)\A/\/ D:	vidor I	\ .	l	I	ı	I	
	0	U	1	1	ı	ı		- VVIVI D I	vider - i	N	I.	ı	ı	ı	

Field	Bits	Туре	Description	
MSG_ID	30:26		Message Identifier 0 0001 = Main Period Set	
Channel	25:24		Channel Number	
N	13:0		PWM Divider N	

$$F_{PWM} = \frac{F_{CLK}}{32*N}$$

Data Sheet 29 Rev. 1.1, 2011-05-27



5.6.2.3 SPI Message #2 - PWM Offset

Sent	Val	ues:
------	-----	------

PWM Offset	Reset Value: 00 00 00 00 _H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1					I	ı	I	ı		
R/W		MSG_ID					CH0				unu	sed			
			_												
	1	1	1	1	1					1	1	1	1	l .	l

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı	1	I	1	T	1	T	1	1	I		1	I	T	
				ı	not use	d						Phase	e Sync	Offset	

Field	Bits	Туре	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
_			0 0010 = PWM Offset
Channel	25:24		Channel Number
Phase Synch	4:0		Phase Synch Offset

Response:

PWM Offset Reset Value: 00 00 00 00_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0 MSG_ID					СН1	СН0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	Phase Sync Offset				

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier
			0 0010 = PWM Offset
Channel	25:24		Channel Number
Phase Synch	4:0		Phase Synch Offset

$$T_{offset} = \frac{PhaseSynchOffset}{32*F_{PWM}}$$

Data Sheet 30 Rev. 1.1, 2011-05-27



5.6.2.4 SPI Message #3 - Current Set Point and Dither Amplitude Set

Dither

Sent Values:

	nt Set F	Point a	nd Dith		Reset Value: 00 00 00 00 _H										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		! 	MSG_I))		CH1	СН0	EN	ON/ OFF		' I	Dither S	Step Siz	e	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Dither Step Size ON/ OFF									Curre	ent Set	Point				

Field	Bits	Type	Description
R/W	31		Read / Write Bit 0 = Read 1 = Write
MSG_ID	30:26		Message Identifier 0 0011 = Current Set Point and Dither Amplitude Set
Channel	25:24		Channel Number
EN	23		Sets behavior of channel when the pin ENABLE is low. 0 = channel turned off 1 = channel remains at last current set point.
ON/OFF	22		Used when the channel is configured for on/off operation 0 = off 1 = on
Step Size	21:12		Dither Step Size (LSB value is 2 ⁻⁴ of the Current Set point LSB)
Dither ON/OFF	11		Dither Enable 0=Disabled 1=Enabled
Current Setpoint	10:0		Average Current Set Point Resolution = 0.78125 mA / bit when 0.2 ohm external resistor is used.

Data Sheet 31 Rev. 1.1, 2011-05-27



Response:

Current Set Point and Dither Amplitude Set

Currer	urrent Set Point and Dither Amplitude Set Reset Value: 00 00 00 00 _H														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W	MSG_ID CH						СН0	EN	ON/ OFF		Dither Step Size			1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Dither Step Size ON/ OFF							I	1	Curre	ent Set	Point	1	ı	1	1

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier 0 0011 = Current Set Point and Dither Amplitude Set
Channel	25:24		Channel Number
EN	23		Sets behavior of channel when the pin ENABLE is low. 0 = channel turned off 1 = channel remains at last current set point.
ON/OFF	22		Used when the channel is configured for on/off operation 0 = off 1 = on
Step Size	21:12		Dither Step Size (LSB value is 2 ⁻⁴ of the Current Set point LSB)
Dither ON/OFF	11		Dither Enable 0=Disabled 1=Enabled
Current Setpoint	10:0		Average Current Set Point Resolution = 0.78125 mA / bit when 0.2 ohm external resistor is used.

$$Dither_{amplitude} [mApp] = \frac{2*DitherStepSize*DitherSteps}{2^{15}} * \frac{320}{R_{SENSE}}$$

Dither amplitude is the peak to peak amplitude of the dither waveform. Note: the actual dither waveform is attenuated and phase shifted according to the frequency response of the control loop.

Dither Steps is the number of PWM periods in 1/4 of the dither waveform, set in SPI message #4. RSENSE is the value of the external sense resistor

$$Current_{setpoint} [mA] = \frac{Setpoint}{2^{11}} * \frac{320}{R_{SENSE}}$$

Data Sheet 32 Rev. 1.1, 2011-05-27



5.6.2.5 SPI Message #4 - Dither Period Set

Sent	Values:

	ther Period Set Reset Value: 00 00 00 00 _H														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W	R/W MSG_ID CH1 CH0										uni	ısed			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		not	used	1			1		1	Dither	Steps	1	

Field	Bits	Type	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
_			0 0100 = Dither Period Set
Channel	25:24		Channel Number
Dither Steps	5:0		Dither Steps - # of Dither Steps in 1/4 of the dither waveform period.

Response:

Dither Period Set Reset Value: 00 00 00 00_H MSG_ID CH1 CH0 **Dither Steps**

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier
			0 0100 = Dither Period Set
Channel	25:24		Channel Number
Dither Steps	5:0		Dither Steps - # of Dither Steps in 1/4 of the dither waveform period.

$$Dither_{Period} [sec] = \frac{4 * DitherSteps}{F_{PWM}}$$

Data Sheet 33 Rev. 1.1, 2011-05-27

Reset Value: 00 80 08 00_H



Functional Description and Electrical Characteristics

SPI Message #5 - Control Variable Set (KP and KI) 5.6.2.6

94	nt	Va	مررا	e.
\mathbf{v}	71 I L	v u	ıuc	Э.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ţ	Ĭ.		Ĭ.				Ī	I	I	Ţ	Ī		Ţ

R/W	MSG_ID					CH1	СН0			ı	KP			
		I		1	1			I	1	I		1	1	1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	ļ		ļļ	I	ļ	Ţ			I	ļ	ļļ	I	
KP										KI					
	r .	1	1		ı	1	1	1	1	1	1	1	ı	ı	1

Field	Bits	Туре	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
_			0 0101 = Control Variable Set (KP and KI)
Channel	25:24		Channel Number
KP	23:12		KP - Proportional Coefficient
KI	11:0		KI - Integral Coefficient

Response:

Control Variable Set (KP and KI)	Reset Value: 00 80 08 00 _H

31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	16
		I								I	ı	I		I	
R/W			MGG ID			CH1	CH0				K	P			
IX/ V V			MSG_ID	,		СПІ	СПО				N	·L			
					1				Ī	i.	1	i.	ii	i.	.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı	T	T			ı	T	T			I				
		KP							K	1					
	1	1	T.		1	n.	T.	I.	1 1		1	I	II.	II.	.

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier
			0 0101 = Control Variable Set (KP and KI)t
Channel	25:24		Channel Number
KP	23:12		KP - Proportional Coefficient
KI	11:0		KI - Integral Coefficient

Data Sheet Rev. 1.1, 2011-05-27 34



The duty cycle of the OUTx pin can be calculated from the difference equations:

$$DutyCycle (k) = KP * \frac{Rsense}{1.28 * N} * error (k-1) + INT (k)$$

$$INT (k) = KI * \frac{Rsense}{1.28 * N} * error (k-1) + INT (k-1)$$

where error is the difference between the commanded average current and the measured average current in units of Amps,

where k indicates the integral number of PWM periods that have elapsed since current regulation was initiated.

Data Sheet 35 Rev. 1.1, 2011-05-27

Reset Value: 00 7F F4 00_H

Reset Value: 00 7F F4 00_H



Functional Description and Electrical Characteristics

5.6.2.7 SPI Message #6 - Dynamic Threshold Value Set

0	-4	١/-	ı		_
Ser	ш	va	IU	es	:

Dynamic	Threshold	Value	Set)
---------	-----------	-------	------

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		I	MSG_ID)	ı	CH1	СН0	unused		Tr	ansient	Mode	Thresho	old	I

	 	 		-	_	-	6	-	-	-	_	=	-
	1		1		1	1	1	1				1	1

Transient Mode Threshold	Integrator Preload Value

Field	Bits	Туре	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
			0 0110 = Dynamic Threshold Value Set
Channel	25:24		Channel Number
Transient	22:12		Transient Mode Threshold
Mode Thresh			Setpoint changes grater than this threshold will activate the transient
			mode of operation.
Int. Preload	11:0		Integrator Preload Value
			This value will be loaded into the integrator when the controller
			transitions from transient mode to steady state mode.

Response:

Dynamic Threshold Value Set

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		ı	MSG_ID		1	CH1	СН0	0		Tr	ansient	Mode	Thresho	old	

15									
				1	1	1			

	,			'	ı	,	"	"	,	,	,	ľ		,	'
Transi	ent Mod	le Thre	eshold					Int	egrator	Preloa	d Value				
	1		1		I	1	1	1	1	1	1	1	1	i	1

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier 0 0110 = Dynamic Threshold Value Set
Channel	25:24		Channel Number

Data Sheet 36 Rev. 1.1, 2011-05-27



Field	Bits	Type	Description
Transient	22:12		Transient Mode Threshold
Mode Thresh			Setpoint changes grater than this threshold will activate the transient mode of operation.
Int. Preload	11:0		Integrator Preload Value This value will be loaded into the integrator when the controller transitions from transient mode to steady state mode.

$$Current_{Threshold} [mA] = \frac{TransientModeThreshold}{2^{11}} * \frac{320}{R_{SENSE}}$$

Preload = *IntPreloadValue***Current Set Point**2⁸

The Preload value is limited to a maximum value of N * 2¹⁷

Data Sheet 37 Rev. 1.1, 2011-05-27



5.6.2.8 SPI Message #7 - On/Off Control and Fault Mask Configuration

Sent Values:

On/Off Control and Fault Mask Configuration	
---	--

On/	Off	Contr	ol and	Fault I	Mask C	ontigu	ration						Reset	Value	: 00 00	00 00 _H
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/	w			MSG_II))		นทเ	ised	СМО	СМ1	CM2	СМЗ	FM0	FM1	FM2	FM3
1:	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FN	IR	FME	DIAG	_TMR	AZ Disable		I	I	1	I	unused	I	I	I	I	1

Field	Bits	Туре	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
			0 0111 = On/Off Control and Fault Mask Configuration
CMx	23, 22, 21,		Control Mode for Channel #x
	20		0 = Current Control
			1 = On/off
FMx	19, 18, 17,		Fault Mask for Channel #x
	16		0 = faults don't trigger FAULT pin
			1 = fault triggers FAULT pin
FMR	15		Fault Mask for RESET_B pin
			0 = A low state on the ENABLE pin does not activate the FAULT pin.
			1 = A low state on the ENABLE pin does activate the FAULT pin.
			Note: when a high to low transition is detected on the ENABLE pin,
			the ENABLE fault will be latched until the ENABLE pin returns high
			AND a diagnostic read message is received.
FME	14		Fault Mast for ENABLE pin
			0 = A low state on the RESET_B pin does not activate the FAULT pin.
			1 = A low state on the RESET_B pin does activate the FAULT pin.
DIAG_TMR	13:12		Diagnostic Timer
			00 = TIME_1 pre-divider = 128
			01 = TIME_2 pre-divider = 192
			10 = TIME_2 pre-divider = 192
			11 = TIME_3 pre-divider = 256
AZ Disable	11		Auto-Zero Disable
			0 = Auto-Zero Enabled
			1 = Auto-Zero Disabled

Data Sheet 38 Rev. 1.1, 2011-05-27



Response:

On/	Off Contr	ol and	Fault	Mask C	onfigu	ration						Reset	Value	: 00 00	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/V	v	1	MSG_II	D	ı	0	0	СМО	CM1	CM2	СМЗ	FM0	FM1	FM2	FM3
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FM	R FME	DIAG	_TMR	AZ Disable	0	0	0	0	0	0	0	0	0	0	0

Field	Bits	Type	Description
MSG_ID	30:26		Message Identifier
			0 0111 = On/Off Control and Fault Mask Configuration
CMx	23, 22, 21,		Control Mode for Channel #x
	20		0 = Current Control
			1 = On/off
FMx	19, 18, 17,		Fault Mask for Channel #x
	16		0 = faults don't trigger FAULT pin
			1 = fault triggers FAULT pin
FMR	15		Fault Mask for RESET_B pin
			0 = A low state on the ENABLE pin does not activate the FAULT pin.
			1 = A low state on the ENABLE pin does activate the FAULT pin.
			Note: when a high to low transition is detected on the ENABLE pin,
			the ENABLE fault will be latched until the ENABLE pin returns high
			AND a diagnostic read message is received.
FME	14		Fault Mask for ENABLE pin
			0 = A low state on the RESET_B pin does not activate the FAULT pin.
			1 = A low state on the RESET_B pin does activate the FAULT pin.
DIAG_TMR	13:12		Diagnostic Timer
			00 = TIME_1 pre-divider = 128
			01 = TIME_2 pre-divider = 192
			10 = TIME_2 pre-divider = 192
			11 = TIME_3 pre-divider = 256
AZ Disable	11		Auto-Zero Disable
			0 = Auto-Zero Enabled
			1 = Auto-Zero Disabled

Data Sheet 39 Rev. 1.1, 2011-05-27



SPI Message #8 - Diagnostic Configuration 5.6.2.9

Ser	١t	Va	ılue	e:
961		V C	шч	<i>,</i> .

Diagno	ostic C	onfigu	ration									Reset	Value:	xx FF	FF FF _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		ı	MSG_IE)		นทเ	ısed	SI	30		SB_R	ETRY0		SI	31
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SB_RI	ETRY1		S	B2		SB_R	ETRY2		S	В3		SB_R	ETRY3	

Field	Bits	Туре	Description
R/W	31		Read / Write Bit
			0 = Read
			1 = Write
MSG_ID	30:26		Message Identifier
_			0 1000= Diagnostic Configuration
SBx	23:22		Short To Battery Threshold
	17:16		00 = 0.7 V
	11:10		01 = 0.9 V
	5:4		10 = 1.1 V
			11 = 1.3 V
SB_RETRYx	21:18		Short to Battery Retry Time
_	15:12		Retry after 4 * SB_RETRY * PWM periods
	9:6		
	3:0		

Response Values:

Diagr	nostic C	onfigu	ıration									Reset	Value:	xx FF	FF FF _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0			MSG_IE))	' I	0	0	SI	B 0		SB_R	ETRY0	1	SI	31
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SB_R	ETRY1	1	SI	B2		SB_R	ETRY2	1	s	В3		SB_R	ETRY3	

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier
			0 1000= Diagnostic Configuration

Data Sheet 40 Rev. 1.1, 2011-05-27



Field	Bits	Туре	Description
SBx	23:22		Short To Battery Threshold
	17:16		00 = 0.7 V
	11:10		01 = 0.9 V
	5:4		10 = 1.1 V
			11 = 1.3 V
SB_RETRYx	21:18		Short to Battery Retry Time
_	15:12		Retry after 4 * SB_RETRY * PWM periods
	9:6		
	3:0		

$$Retry\ Period = \frac{4*SB_Retry_x}{f_{PWM}}$$

If the SB_RETRY field is programmed to the value 0, the short to battery retry period is identical to the programmed the PWM period as programmed in SPI message #1.

Data Sheet 41 Rev. 1.1, 2011-05-27



5.6.2.10 SPI Message #9 - Diagnostic Read

Diagno	ostic R	ead										Reset	Value	xx 00	00 03H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		1	MSG_IE	, ,	ı		1	1	l	unu	sed	1	1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'	1		'		'		ısed	'		'		'	1	

Field	Bits	Туре	Description	
R/W	31		Read / Write Bit	
			0 = Read	
			1 = Write (interpreted as a read)	
MSG_ID	30:26		Message Identifier	
_			0 1001 = Diagnostic Read	

Response Values:

Diagnostic Read Reset Value: xx 00 00 03H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		1	MSG_IC)	1	SG0	OFF- TST0	SB0	SB- TST0	OL- OFF0	OL- ON0	SG1	OFF- TST1	SB1	SB- TST1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OL- OFF1	OL- ON1	SG2	OFF- TST2	SB2	SB- TST2	OL- OFF2	OL- ON2	SG3	OFF- TST3	SB3	SB- TST3	OL- OFF3	OL- ON3	ENL	RBL

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier
			0 1001= Diagnostic Read (channel 0-3)
SGx	25,19,13,7		Short to Ground - Fault
OFF-TSTx	24,18,12,6		Short to Ground & Open Load (Gate Off) - Tested
SBx	23,17,11,5		Short to Battery - Fault
SB-TSTx	22,16,10,4		Short to Battery - Tested
OL-OFFx	21,15,9,3		Open Load (Gate Off) - Fault
OL-ONx	20,14,8,2		Open Load (Gate On) - Fault
ENL	1		Enable Pin Latch
RBL	0		Reset_B Pin Latch

Data Sheet 42 Rev. 1.1, 2011-05-27



5.6.2.11 SPI Message #10 - Current Read

Curren	nt Reac	i										Reset	Value	: xx 00	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W			MSG_IE)		CH1	СН0				unı	ısed			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	!	ı	•	ı	ı	ı	unu	sed	ı	ı	1	ı	ı	1	1

Field	Bits	Type	Description	
R/W	31		Read / Write Bit	
			0 = Read	
			1 = Write (interpreted as a read)	
MSG_ID	30:26		Message Identifier	
_			0 1010 = Current Read	
Channel	25:24		Channel Number	

Response Values:

Currer												Reset	Value	: xx 00	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		1	MSG_IE)	1	CH1	СН0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0			•	•			Currer	nt Road					•	

Field	Bits	Type	Description
MSG_ID	30:26		Message Identifier
			0 1010 = Current Read
Channel	25:24		Channel Number
Current Read	13:0		Current Read

$$Current_{Read} [mA] = \frac{CurrentRead}{2^{14}} * \frac{320}{R_{SENSE}}$$

Data Sheet 43 Rev. 1.1, 2011-05-27



5.6.2.12 SPI Message #11 - Autozero Read

0	Val
Sent	Values:

Autoze	ero Rea	ad										Reset	Value	: xx 00	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W			MSG_IE	•	1	СН1	СН0		1	1	unu	ısed		1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							unu								

Field	Bits	Туре	Description
R/W	31		Read / Write Bit 0 = Read
			1 = Write (interpreted as a read)
MSG_ID	30:26		Message Identifier 0 1011 = Autozero Read
Channel	25:24		Channel Number

Response Values:

Autozero Read Reset Value: xx 00 00 00_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		1	MSG_ID		1	CH1	СН0	0	0	0	0	0	0	0	0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					l		I		1						ı
OVL	PSL	AZon	AZoff		Au	tozero	(on) va	ue			Au	tozero	(off) val	ue	

Field	Bits	Type	Description
MSG_ID	30:26		Message Identifier 01011 = Autozero Read
Channel	25:24		Channel Number
OVL	15		Overvoltage latch This latch is set when the voltage on the BAT pin exceeds the overvoltage threshold. The latch is reset when the BAT pin voltage is below the threshold and the Autozero Read message is received.

Data Sheet 44 Rev. 1.1, 2011-05-27



Field	Bits	Туре	Description
PSL	14		Phase sync latch This latch is set when a rising edge occurs on the PHASE_SYNC pin. The latch is reset when the Autozero Read message is received.
AZ on	13		Autozero (on) occurred This latch is set when an autozero sequence has completed with a low common mode input voltage. The latch is reset when the Autozero Read message is received
AZ off	12		Autozero (off) occurred This latch is set when an autozero sequence has completed with a high common mode input voltage. The latch is reset when the Autozero Read message is received
AZ (on) value	11:6		Autozero (on) value The stored Autozero value used when the POS and NEG pin common mode voltage is low.
AZ (off) value	5:0		Autozero (off) value The stored Autozero value used when the POS and NEG pin common mode voltage is high



5.6.2.13 SPI Message #12 - Duty Cycle Read

Sent	Valu	es:
D	Cycl	o Bood

Duty C	ycle R	ead										Reset	: Value	: xx 00	00 00 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W		1	MSG_I	, ,		CH1	СН0		1	1	้นทเ	ised	1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							unu	sed							

Field	Bits	Туре	Description	
R/W	31		Read / Write Bit	
			0 = Read	
			1 = Write (interpreted as a read)	
MSG_ID	30:26		Message Identifier	
			0 1100 = Duty Cycle Read	
Channel	25:24		Channel Number	

Response Values:

Autozero Read Reset Value: xx 00 00 00_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0			MSG_IE)	•	CH1	СНО	0	0	0	0	0	D	uty Cyc	:le
		I	Ī	1	1									1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	I	ı	ı	1	ı	Duty	Cycle	I	ı	ı	ı	ı	ı	1

Field	Bits	Туре	Description
MSG_ID	30:26		Message Identifier
			0 1100 = Duty Cycle Read
Channel	25:24		Channel Number
Duty Cycle	18:0		Duty Cycle
			Duty cycle of the PWM output of the selected channel.

$$Duty\ Cycle = \frac{DutyCycle}{32*N}*100\%$$

Data Sheet 46 Rev. 1.1, 2011-05-27



Application Information

6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 18 Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

6.1 Further Application Information

- Please contact us to get the Pin FMEA
- For further information you may contact http://www.infineon.com/



Package Outlines

7 Package Outlines




Figure 19 PG-DSO-28

Green Product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

8 Revision History

Version	Date	Changes
1.0	July 9, 2008	Release of datasheet
1.1	May 27, 2011	Added new package drawing to include latest suffix codes
1.1	May 27, 2011	Corrected description of setpoint change - occurs at next PWM cycle not dither cycle

Edition 2011-05-27

Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.