SCBS217C - JUNE 1992 - REVISED JANUARY 1997


- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- High-Impedance State During Power Up and Power Down
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes **PCB Lavout**
- High-Drive Outputs (-32-mA IOH, 64-mA IOI )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

#### description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

SN54ABT16823 . . . WD PACKAGE SN74ABT16823...DGG OR DL PACKAGE (TOP VIEW)



A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



### SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

#### description (continued)

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.


The SN54ABT16823 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16823 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE (each 9-bit flip-flop)

	INPUTS									
OE	CLR	CLKEN	Q							
L	L	Х	Χ	Χ	L					
L	Н	L	$\uparrow$	Н	Н					
L	Н	L	$\uparrow$	L	L					
L	Н	L	L	Χ	Q <sub>0</sub>					
L	Н	Н	Χ	Χ	Q <sub>0</sub>					
Н	Χ	Χ	Χ	Χ	Z					




## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

### logic diagram (positive logic)



To Eight Other Channels



**To Eight Other Channels** 

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16823	96 mA
SN74ABT16823	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			SN54AB	Γ16823	SN74AB1	Г16823	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

### SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	AD AMETED	TEST	CONDITIONS	Т	A = 25°C	;	SN54AB	Γ16823	SN74AB1	16823	UNIT
"	ARAMETER	lesic	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 V$ ,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},  I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5		
\ \/ <b>.</b>		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
VOL		VCC = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	٧
V <sub>hys</sub>					100						mV
lį		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or G				±1		±1		±1	μΑ
l <sub>OZPU</sub>		$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$			±50		±50		±50	μΑ	
lozpd		$V_{CC} = 2.1 \text{ V to } 2.0 \text{ V}_{O} = 0.5 \text{ V to } 2.0 \text{ V}_{O} = 0.0  $	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V}, \overline{OE} = X$			±50		±50		±50	μΑ
lozh		$V_{CC} = 2.1 \text{ V}_{CC}$ $V_{O} = 2.7 \text{ V}_{CC}$				10**		50		10	μΑ
l <sub>OZL</sub>		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \text{ OE}$	5.5 V, ≥ 2 V			-10**		<b>–</b> 50		-10	μΑ
loff		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX	Outputs high	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 5.5 V			50		50		50	μΑ
IO <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
	Outputs high	.,	0			0.5		0.5		0.5	
ICC	Outputs low	$V_{CC} = 5.5 \text{ V}, \text{ I}_{C}$ $V_{I} = V_{CC} \text{ or } G$				80		80		80	mA
	Outputs disabled	A1 = ACC 01 Q14D				0.5		0.5		0.5	
ΔlCC§		$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA
Ci		$V_{I} = 2.5 \text{ V or } 0.0$	.5 V		3.5						pF
Co		$V_0 = 2.5 \text{ V or } 0$	0.5 V		7.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>\*\*</sup> These limits apply only to the SN74ABT16823.

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =	= 5 V, 25°C	SN54AB	Г16823	SN74AB1	Г16823	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	MHz
	Pulse duration	CLR low	3.3		3.3		3.3		ns
t <sub>W</sub>	ruise duiation	CLK high or low	3.3		3.3		3.3		115
		CLR inactive	1.6		2		1.6		
t <sub>su</sub>	Setup time before CLK↑	Data	1.7		1.7		1.7		ns
		CLKEN low	2.8		2.8		2.8		
T.,	Hold time after CLK↑	Data	1.2		1.2 1.2				
t <sub>h</sub>	HOID LITTE AILET CLNT	CLKEN low	0.6		0.6		0.6		ns

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			150			150		MHz
t <sub>PLH</sub>	CLK	Q	1.6	3.9	5.5	1.6	7.7	ns
<sup>t</sup> PHL	OLK	ď	2.1	3.9	5.4	2.1	6.4	115
<sup>t</sup> PHL	CLR	Q	1.9	4.1	5.3	1.9	6.3	ns
<sup>t</sup> PZH	ŌĒ	Q	1	3.1	4.2	1	5.1	20
t <sub>PZL</sub>	OE	ď	1.5	3.5	4.6	1.5	5.7	ns
<sup>t</sup> PHZ	ŌĒ	Q	2.2	4.3	6	2.2	6.8	ns
<sup>t</sup> PLZ	OL .		1.6	4.3	6.4	1.6	9.9	115

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	823		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V A = 25°C	<i>'</i> ,	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
t <sub>PLH</sub>	CLK	Q	1.6	3.9	5.5	1.6	6.8	ns
<sup>t</sup> PHL		α	2.1	3.9	5.4	2.1	6	113
<sup>t</sup> PHL	CLR	Q	1.9	4.1	5.3	1.9	6.1	ns
<sup>t</sup> PZH	ŌĒ	Q	1	3.1	4.2	1	4.9	ns
t <sub>PZL</sub>	OE	ά	1.5	3.5	4.6	1.5	5.5	115
<sup>t</sup> PHZ	ŌĒ	Q	2.2	4.3	5.6	2.2	6.1	ns
t <sub>PLZ</sub>	OL .	ď	1.6	4.3	6.4	1.6	8.7	115



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74ABT16823DGGR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DGGR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DGGRG4	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DGGRG4.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DGVR	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH823
SN74ABT16823DGVR.B	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH823
SN74ABT16823DL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DLR	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823
SN74ABT16823DLR.B	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16823DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74ABT16823DGGRG4	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74ABT16823DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1
SN74ABT16823DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

7 till dillitoriolorio dilo rioritiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16823DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74ABT16823DGGRG4	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74ABT16823DGVR	TVSOP	DGV	56	2000	356.0	356.0	45.0
SN74ABT16823DLR	SSOP	DL	56	1000	356.0	356.0	53.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABT16823DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ABT16823DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

#### DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated