

(Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical connections only. Please refer to our Application Notes and DesignTips for proper circuit board layout.

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V _S	High side offset voltage	-0.3	600	V
V _{BS}	High side floating supply voltage	-0.3	25	
V _{CC}	Low side and logic fixed supply voltage	-0.3	25	
V _{IN}	Maximum input voltage between V _{IN+} and V _{IN-}	-5	5	
V _{PO}	Digital PWM output voltage	COM -0.3	V _{CC} +0.3	
V _{OC}	Overcurrent output voltage (IR2172)	COM -0.3	V _{CC} +0.3	
V _{IN-}	V _{IN-} input voltage (note 1)	V _S -5	V _{B+} +0.3	
dV/dt	Allowable offset voltage slew rate	—	50	V/ns
P _D	Package power dissipation @ T _A ≤ +25°C	8 lead SOIC	—	W
		8 lead PDIP	—	
R _{thJA}	Thermal resistance, junction to ambient	8 lead SOIC	—	°C/W
		8 lead PDIP	—	
T _J	Junction temperature	—	150	°C
T _S	Storage temperature	-55	150	
T _L	Lead temperature (soldering, 10 seconds)	—	300	

Note 1: Capacitors are required between VB and Vin-, and between VB and Vs pins when bootstrap power is used. The external power supply, when used, is required between Vs and Vin-, and between VB and Vs pins.

Recommended Operating Conditions

The output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units
V _B	High side floating supply voltage	V _S +13.0	V _S +20	V
V _S	High side floating supply offset voltage	0.3	600	
V _{PO}	Digital PWM output voltage	COM	V _{CC}	
V _{OC}	Overcurrent output voltage	COM	V _{CC}	
V _{CC}	Low side and logic fixed supply voltage	9.5	20	
V _{IN}	Input voltage between V _{IN+} and V _{IN-}	-260	+260	mV
T _A	Ambient temperature	-40	125	°C

DC Electrical Characteristics

$V_{CC} = V_{BS} = 15V$, and $T_A = 25^{\circ}C$ unless otherwise specified.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V_{IN}	Nominal input voltage range before saturation $ V_{IN+} - V_{IN-} $	-260	—	260	mV	
V_{OC+}	Overcurrent trip positive input voltage	—	260	—		
V_{OC-}	Overcurrent trip negative input voltage	—	-260	—		
V_{OS}	Input offset voltage	-10	0	10		$V_{IN} = 0V$ (Note 1)
$\Delta V_{OS}/\Delta T_A$	Input offset voltage temperature drift	—	25	—	$\mu V/^{\circ}C$	
G	Gain (duty cycle % per V_{IN})	157	162	167	%/V	max gain error=5% (Note 2)
$\Delta G/\Delta T_A$	Gain temperature drift	—	20	—	ppm/ $^{\circ}C$	
I_{LK}	Offset supply leakage current	—	—	50	μA	$V_B = V_S = 600V$
I_{QBS}	Quiescent V_{BS} supply current	—	1	2	mA	$V_S = 0V$
I_{QCC}	Quiescent V_{CC} supply current	—	—	0.5		
LIN	Linearity (duty cycle deviation from ideal linearity curve)	—	0.5	1	%	
$\Delta V_{LIN}/\Delta T_A$	Linearity temperature drift	—	.005	—	%/ $^{\circ}C$	
I_{OPO}	Digital PWM output sink current	20	—	—	mA	$V_O = 1V$
		2	—	—		$V_O = 0.1V$
I_{OCC}	OC output sink current (IR2172)	10	—	—		$V_O = 1V$
		1	—	—		$V_O = 0.1V$

Note 1: $\pm 10mV$ offset represents $\pm 1.5\%$ duty cycle fluctuation

Note 2: Gain = (full range of duty cycle in %) / (full input voltage range).

AC Electrical Characteristics

$V_{CC} = V_{BS} = 15V$, and $T_A = 25^{\circ}C$ unless otherwise specified.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
Propagation delay characteristics						
f_o	Carrier frequency output	35	41	47	kHz	figure 1
$\Delta f/\Delta T_A$	Temperature drift of carrier frequency	—	500	—	ppm/ $^{\circ}C$	$V_{IN} = 0$ & $5V$
Dmin	Minimum duty	—	7	—	%	$V_{IN+} = -260mV, V_{IN-} = 0V$
Dmax	Maximum duty	—	93	—	%	$V_{IN+} = +260mV, V_{IN-} = 0V$
BW	f_o bandwidth		15		kHz	$V_{IN+} = 100mV_{pk-pk}$ sine wave, gain=-3dB
PHS	Phase shift at 1kHz		-10		$^{\circ}$	$V_{IN+} = 100mV_{pk-pk}$ sine wave
tdoc	Propagation delay time of OC (IR2172)	1	1.5	—	μsec	
twoc	Low true pulse width of OC (IR2172)	—	1	—		

Timing Waveforms




Figure 1 Output waveform




Figure 2. OC Waveform (2172 only)


Application Hint:

Temperature drift of the output carrier frequency can be cancelled by measuring both a PWM period and the on-time of PWM (Duty) at the same time. Since both periods vary in the same direction, computing the ratio between these values at each PWM period gives consistent measurement of the current feedback over the temperature drift.

Lead Definitions

Symbol	Description
VCC	Low side and logic supply voltage
COM	Low side logic ground
V _{IN+}	Positive sense input
V _{IN-}	Negative sense input
V _B	High side supply
V _S	High side return
PO	Digital PWM output
OC	Overcurrent output (negative logic) (IR2172 only)
N.C.	No connection

Lead Assignment



IR2171/IR2172

International
IR Rectifier

Case outlines

