

HD74LVC16374A

16-bit D-type Flip Flops with 3-state Outputs

REJ03D0367-0400Z (Previous ADE-205-122B (Z)) Rev.4.00 Jul. 30, 2004

Description

The HD74LVC16374A has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

Features

- $V_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$
- All inputs V_{IH} (Max.) = 5.5 V (@ V_{CC} = 0 V to 5.5 V)
- All outputs V_{OUT} (Max.) = 5.5 V (@ V_{CC} = 0 V or output off state)
- Typical V_{OL} ground bounce < 0.8 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.0 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- High output current ± 24 mA (@V_{CC} = 3.0 V to 5.5 V)

Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LVC16374ATEL	TSSOP-48 pin	TTP-48DBV	T	EL (1,000 pcs/reel)


Function Table

Inputs

G	СК	D	Output Q	
Н	Χ	Χ	Z	
L	↑	L	L	
L	↑	Н	Н	
L	L	X	Q_0	

- H: High level
- L: Low level
- X: Immaterial
- Z: High impedance
- 1: Low to high transition
- Q₀: Level of Q before the indicated steady input conditions were established.

Pin Arrangement



Absolute Maximum Ratings

Item Symbol		Ratings Ur		Conditions		
Supply voltage	Vcc	-0.5 to 6.0	V			
Input diode current	I _{IK}	– 50	mA	$V_1 = -0.5 \text{ V}$		
Input voltage	VI	-0.5 to 6.0	V			
Output diode current	I _{OK}	-50	mA	$V_{O} = -0.5 \text{ V}$		
		50		$V_O = V_{CC} + 0.5 \text{ V}$		
Output voltage	Vo	-0.5 to V _{CC} +0.5	V	Output "H" or "L"		
		-0.5 to 6.0		Output "Z" or V _{CC} :OFF		
Output current	Io	±50	mA			
V _{CC} , GND current / pin	I _{CC} or I _{GND}	100	mA			
Storage temperature	Tstg	-65 to +150	°C			

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{CC}	1.5 to 5.5	V	Data hold
		2.0 to 5.5		At operation
Input / output voltage	VI	0 to 5.5	V	G, CK, D
	Vo	0 to V _{CC}	V	Output "H" or "L"
		0 to 5.5		Output "Z" or V _{CC} :OFF
Operating temperature	Ta	-40 to 85	°C	
Output current	I _{OH}	–12	mA	$V_{CC} = 2.7 \text{ V}$
		-24 ^{*2}		$V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$
	I _{OL}	12	mA	$V_{CC} = 2.7 \text{ V}$
		24 ^{*2}		$V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$
Input rise / fall time *1	t _r , t _f	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform: Refer to test circuit of switching characteristics.

2. Duty cycle ≤ 50%



Electrical Characteristics

Ta	= -40	٠.	OFOC	
ıα	= -41	π	രാപ	,

Item						
	Symbol	V _{CC} (V)	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.7 to 3.6	2.0	_	V	
		4.5 to 5.5	V _{CC} ×0.7	_	_	
	V _{IL}	2.7 to 3.6	_	0.8	V	
		4.5 to 5.5	_	V _{CC} ×0.3	_	
Output voltage	V _{OH}	2.7 to 5.5	V _{CC} -0.2	_	V	$I_{OH} = -100 \mu A$
		2.7	2.2	_	_	$I_{OH} = -12 \text{ mA}$
		3.0	2.4	_	_	
		3.0	2.2	_	_	$I_{OH} = -24 \text{ mA}$
		4.5	3.8	_	_	
	V _{OL}	2.7 to 5.5	_	0.2	V	I _{OL} = 100 μA
		2.7	_	0.4	_	I _{OL} = 12 mA
		3.0	_	0.55	_	I _{OL} = 24 mA
		4.5	_	0.55	_	
Input current	I _{IN}	0 to 5.5	_	±5.0	μΑ	V _{IN} = 5.5 V or GND
Off state output current	l _{OZ}	2.7 to 5.5	_	±5.0	μΑ	$V_{IN} = V_{CC}$, GND
						$V_{OUT} = 5.5 \text{ V or GND}$
Output leak current	I _{OFF}	0	_	20	μΑ	$V_{IN} / V_{OUT} = 5.5 V$
Quiescent supply current	I _{CC}	2.7 to 3.6	_	±20	μΑ	$V_{IN} / V_{OUT} = 3.6 \text{ to } 5.5 \text{ V}$
		2.7 to 5.5	_	20		V _{IN} = V _{CC} or GND
	ΔI_{CC}	3.0 to 3.6	- 4	500	μΑ	V_{IN} = one input at(V_{CC} -0.6) V
					5	other inputs at V_{CC} or GND
	ΔI_{CC}		50		μА	

HD74LVC16374A


Switching Characteristics

			Ta = −40 to 85°C			<u></u>	From	То
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Unit	(Input)	(Output)
Maximum clock frequency	f _{max}	2.7	80.0	_	_	MHz		
		3.3±0.3	100.0	150.0	_			
		5.0±0.5	125.0	_	_			
Propagation delay time	t _{PLH}	2.7	_	_	7.7	ns	CK	Q
	t_{PHL}	3.3±0.3	1.5	_	7.0			
		5.0±0.5	_	_	5.5			
Output enable time	t_{ZH}	2.7	_	_	8.0	ns	G	Q
	t_{ZL}	3.3±0.3	1.5	_	7.0			
		5.0±0.5	_	_	6.0			
Output disable time	t _{HZ}	2.7	_	_	8.0	ns	G	Q
	t_{LZ}	3.3±0.3	1.5	_	7.0			
		5.0±0.5	_	_	6.0			
Setup time	t _{su}	2.7	2.0	_	_	ns		
		3.3±0.3	2.0	_				
		5.0±0.5	2.0	_	-	7		
Hold time	t _h	2.7	1.5	_	(-/	ns		
		3.3±0.3	1.5	-				
		5.0±0.5	1.5	-(— —			
Pulse width	t _w	2.7	3.0	\overline{A}	-	ns		
		3.3±0.3	3.0	_				
		5.0±0.5	3.0) — ((4)			
Between output pins skew	t _{OSLH}	2.7	7	- (_	ns		
*1	t_{OSHL}	3.3±0.3	<u></u>	7	1.0			
		5.0±0.5	_ (7	1.0			
Input capacitance	C _{IN}	2.7	-	3.0	_	pF		
Output capacitance	C _o	2.7	- (3)	15.0	_	pF		


Note: 1. This parameter is characterized but not tested.

 $tos_{LH} = |t_{PLHm} - t_{PLHn}|, tos_{HL} = |t_{PHLm} - t_{PHLn}|$


Test Circuit




Waveforms-1



Waveforms-2




Waveforms - 3



- 2. Input waveform: PRR = 10 MHz, duty cycle 50%
- 3. Waveform A shows input conditions such that the output is "L" level when enable by the output control.
- 4. Waveform B shows input conditions such that the output is "H" level when enable by the output control.

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nontrammaple material of (iii) prevention against any maintention or misnap.

 Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained here

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001