


## Level Translating I<sup>2</sup>C-Bus/SMBus Repeater with Tiny Package

### Features

- Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
- Port A operating supply voltage range of 1.1 V to  $V_{CC(B)} - 1.0V$
- Port B operating supply voltage range of 2.5 V to 5.5 V
- Voltage level translation from 1.1V to  $V_{CC(B)} - 1.0V$  and from 2.5 V to 5.5 V
- Requires no external pull-up resistors on lower voltage port A
- Open-drain port B inputs/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates Standard-mode and Fast-mode I<sup>2</sup>C-bus devices and multiple masters
- Powered-off high-impedance I<sup>2</sup>C-bus pins
- 5 V tolerant B SCL, SDA and enable pins
- 0 Hz to 400 kHz clock frequency (Remark: The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.)
- ESD protection exceeds 8KV HBM per JESD22-A114
- Package: MSOP-8, SOIC-8 and UQFN1.6x1.6-8L

### Pin Configuration



### Description

The PI6ULS5V9509 is a level translating I<sup>2</sup>C-bus/SMBus repeater. It can provide bidirectional level translation between low voltage (down to 1.1V) and higher voltage (2.5V to 5.5V) in mixed-mode applications. And it enables I<sup>2</sup>C and similar bus system to be extended, without degradation of performance even during level shifting.

The PI6ULS5V9509 enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I<sup>2</sup>C devices or longer trace length. It also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus allowing two buses of 400 pF to be connected in an I<sup>2</sup>C application.


The bus port B drivers are compliant with SMBus I/O levels, while port A uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. Port A uses a 1 mA current source for pull-up and a 200 $\Omega$  pull-down driver. This result in a LOW on the port A accommodating smaller voltage swings. The output pull-down on the port A internal buffer LOW is set for approximately 0.2V, while the input threshold of the internal buffer is set about 50 mV lower than that of the output voltage LOW. When the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port B drives a hard LOW and the input level is set at 0.3 of SMBus or I<sup>2</sup>C-bus voltage level which enables port B to connect to any other I<sup>2</sup>C-bus devices or buffer.

The PI6ULS5V9509 drivers are not enabled unless  $V_{CC(A)}$  is above 0.8 V and  $V_{CC(B)}$  is above 2.5 V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

### Pin Description

Pin No	Pin Name	Description
1	$V_{CC(A)}$	port A supply voltage
2	A1	port A (lower voltage side)
3	A2	port A (lower voltage side)
4	GND	supply ground (0 V)
5	EN	active HIGH repeater enable input
6	B2	port B (SMBus/I <sup>2</sup> C-bus side)
7	B1	port B (SMBus/I <sup>2</sup> C-bus side)
8	$V_{CC(B)}$	port B supply voltage

## Block Diagram



**Figure 1: Block Diagram**

EN	Function
H	A1 = B1; A2 = B2;
L	disabled

## Maximum Ratings

Storage Temperature.....	-55°C to +125°C
Supply Voltage port B.....	-0.5V to +6.0V
Supply Voltage port A.....	-0.5V to +6.0V
DC Input Voltage.....	-0.5V to +6.0V
Control Input Voltage(EN).....	-0.5V to +6.0V
Total Power Dissipation.....	100mA
Input/Output Current (portA&B).....	20mA
Input Current (EN, V <sub>CC(A)</sub> , V <sub>CC(B)</sub> , GND).....	20mA
ESD: HBM Mode.....	8000V

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended operation conditions

GND = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>CC(B)</sub>	supply voltage port B	-	2.5	-	5.5	V
V <sub>CC(A)</sub>	supply voltage port A	-	1.1	-	V <sub>CC(B)</sub> -1.0	V
I <sub>CC(A)</sub>	supply current on pin V <sub>CC(A)</sub>	all port A static HIGH	0.25	0.45	0.9	mA
		all port A static LOW	1.25	3.0	5	
I <sub>CC(B)</sub>	supply current on pin V <sub>CC(B)</sub>	all port B static HIGH	0.5	0.9	1.1	mA

### Note:

[1] Typical values with V<sub>CC(A)</sub> = 1.1 V, V<sub>CC(B)</sub> = 5 V.

## DC Electrical Characteristics

GND = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified

Parameter	Description	Test Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>Input and output of port A (A1&amp;A2)</b>						
V <sub>IH</sub>	HIGH-level input voltage	-	0.7V <sub>CC(A)</sub>	-	V <sub>CC(A)</sub>	V
V <sub>IL</sub> <sup>[2]</sup>	LOW-level input voltage	-	-0.5	-	+0.3	
V <sub>ILc</sub>	contention LOW-level input voltage	-	-0.5	+0.15	-	V
V <sub>IK</sub>	input clamping voltage	I <sub>L</sub> = -18 mA	-1.5	-	-0.5	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC(A)</sub>	-	-	±1	μA
I <sub>IL</sub>	LOW-level input current	SDA, SCL; V <sub>I</sub> = 0.2 V	-1.5	-1.0	-0.45	mA
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC(A)</sub> = 0.95 V to 1.2V	-	0.18	0.25	V
		V <sub>CC(A)</sub> = > 1.2V to (V <sub>CC(B)</sub> - 1 V)	-	0.2	0.3	
V <sub>OL</sub> -V <sub>ILc</sub>	difference between LOW-level output and LOW-level input voltage contention	guaranteed by design	-	50	-	mV
I <sub>LOH</sub>	HIGH-level output leakage current	V <sub>O</sub> = V <sub>CC(A)</sub>	-	-	10	μA
C <sub>io</sub>	input/output capacitance	-	-	6	-	pF
<b>Input and output of port B (B1&amp;B2)</b>						
V <sub>IH</sub>	HIGH-level input voltage	-	0.7V <sub>CC(B)</sub>	-	V <sub>CC(B)</sub>	V
V <sub>IL</sub>	LOW-level input voltage	-	-0.5	-	+0.3 V <sub>CC(B)</sub>	
V <sub>IK</sub>	input clamping voltage	I <sub>I</sub> = -18 mA	-1.5	-	-0.5	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = 3.6 V	-1	-	1	μA
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0.2 V	-	-	10	μA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 6 mA	-	0.1	0.2	V
I <sub>LOH</sub>	HIGH-level output leakage current	V <sub>O</sub> = 3.6 V	-	-	10	μA
C <sub>io</sub>	input/output capacitance	-	-	3	-	pF
<b>Enable</b>						
V <sub>IH</sub>	HIGH-level input voltage	-	0.9V <sub>CC(A)</sub>	-	V <sub>CC(B)</sub>	V
V <sub>IL</sub>	LOW-level input voltage	-	-0.5	-	+0.1 V <sub>CC(A)</sub>	V
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0.2 V, EN; V <sub>CC</sub> = 3.6 V	-1	-	+1	μA
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub>	-1	-	+1	μA
C <sub>i</sub>	input capacitance	V <sub>I</sub> = 3.0 V or 0V	-	2	-	pF

### Note:

- Typical values with V<sub>CC(A)</sub> = 1.1 V, V<sub>CC(B)</sub> = 5 V.
- V<sub>IL</sub> specification is for the falling edge seen by the port A input. V<sub>ILc</sub> is for the static LOW levels seen by the port A input resulting in port B output staying LOW.

## Dynamic characteristics

$V_{CC(A)} = 1.1 \text{ V}$ ;  $V_{CC(B)} = 3.3 \text{ V}$  <sup>[1]</sup>

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{PLH}$	LOW-to-HIGH propagation delay	port B to port A	-	65	216	ns
$t_{PHL}$	HIGH-to-LOW propagation delay	port B to port A	-	25	140	ns
$t_{TLH}$	LOW to HIGH output transition time	port A	14	22	96	ns
$t_{THL}$	HIGH to LOW output transition time	port A	-	20	-	ns
$t_{PLH}$	LOW to HIGH propagation delay	port A to port B	-	-69	-139	ns
$t_{PLH\ 2}$	LOW to HIGH propagation delay	port A to port B; measured from the 50 % of initial LOW on port A to 1.5 V rising on port B	-	100	226	ns
$t_{PHL}$	HIGH to LOW propagation delay	port A to port B	20	50	183	ns
$t_{TLH}^{[2]}$	LOW to HIGH output transition time	port B	-	61	-	ns
$t_{THL}$	HIGH to LOW output transition time	port B	1	2	40	ns
$t_{su}$	set-up time	EN HIGH before START condition	100	-	-	ns
$t_h$	hold time	EN HIGH after STOP condition	100	-	-	ns

$V_{CC(A)} = 1.9 \text{ V}$ ;  $V_{CC(B)} = 5.0 \text{ V}$  <sup>[1]</sup>

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{PLH}$	LOW-to-HIGH propagation delay	port B to port A	-	75	216	ns
$t_{PHL}$	HIGH-to-LOW propagation delay	port B to port A	-	20	140	ns
$t_{TLH}$	LOW to HIGH output transition time	port A	14	27	96	ns
$t_{THL}$	HIGH to LOW output transition time	port A	-	20	-	ns
$t_{PLH}$	LOW to HIGH propagation delay	port A to port B	-	-69	-139	ns
$t_{PLH2}$	LOW to HIGH propagation delay	port A to port B; measured from the 50 % of initial LOW on port A to 1.5 V rising on port B	-	91	226	ns
$t_{PHL}$	HIGH to LOW propagation delay	port A to port B	20	50	183	ns
$t_{TLH}^{[2]}$	LOW to HIGH output transition time	port B	-	65	-	ns
$t_{THL}$	HIGH to LOW output transition time	port B	1	2	40	ns
$t_{su}$	set-up time	EN HIGH before START condition	100	-	-	ns
$t_h$	hold time	EN HIGH after STOP condition	100	-	-	ns

### Note:

[1] Load capacitance = 50 pF; load resistance on port B = 1.35 k

[2] Value is determined by RC time constant of bus line




Figure 2: Propagation Delay and Transition Times B→A




Figure 3: Propagation Delay and Transition Times A→B






Figure 4: Propagation delay from the port A's external driver switching off to port B LOW-to-HIGH transition; (A→B)



$R_L$  = load resistor; 1.35 k $\Omega$  on port B

$C_L$  = load capacitance includes jig and probe capacitance; 50 pF

$R_T$  = termination resistance should be equal to  $Z_o$  of pulse generators



$R_L$  = load resistor; 1.35 k $\Omega$  on port B

$C_L$  = load capacitance includes jig and probe capacitance; 50 pF

$R_T$  = termination resistance should be equal to  $Z_o$  of pulse generators

Figure 5: Test Circuit

## Functional Description

The PI6ULS5V9509 is a level translating I<sup>2</sup>C-bus/SMBus repeater. It can provide bidirectional level translation between low voltage (down to 1.1V) and higher voltage (2.5V to 5.5V) in mixed-mode applications. And it enables I<sup>2</sup>C and similar bus system to be extended, without degradation of performance even during level shifting.

The PI6ULS5V9509 enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I<sup>2</sup>C devices or longer trace length. It also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus allowing two buses of 400 pF to be connected in an I<sup>2</sup>C application.

The bus port B drivers are compliant with SMBus I/O levels, while port A uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. Port A uses a 1 mA current source for pull-up and a 200  $\Omega$  pull-down driver. This result in a LOW on the port A accommodating smaller voltage swings. The output pull-down on the port A internal buffer LOW is set for approximately 0.2 V, while the input threshold of the internal buffer is set about 50 mV lower than that of the output voltage LOW. When the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port B drives a hard LOW and the input level is set at 0.3 of SMBus or I<sup>2</sup>C-bus voltage level which enables port B to connect to any other I<sup>2</sup>C-bus devices or buffer.


The PI6ULS5V9509 drivers are not enabled unless  $V_{CC(A)}$  is above 0.8 V and  $V_{CC(B)}$  is above 2.5 V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

## Application Information


A typical application is shown in Figure 6. In this example, the system master is running on a 1.1 V I<sup>2</sup>C-bus while the slave is connected to a 3.3 V bus. Both buses run at 400 kHz. Master devices can be placed on either bus.

When port B of the PI6ULS5V9509 is pulled LOW by a driver on the I<sup>2</sup>C-bus, a CMOS hysteresis detects the falling edge when it goes below  $0.3V_{CC(B)}$  and causes the internal driver on port A to turn on, causing port A to pull down to about 0.2 V. When port A of the PI6ULS5V9509 falls, first a comparator detects the falling edge and causes the internal driver on port B to turn on and pull the port B pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 7 and Figure 8. If the bus master in Figure 6 were to write to the slave through the PI6ULS5V9509, waveforms shown in Figure 7 would be observed on the B bus. This looks like a normal I<sup>2</sup>C-bus transmission.


On the A bus side of the PI6ULS5V9509, the clock and data lines would have a positive offset from ground equal to the  $V_{OL}$  of the PI6ULS5V9509. After the eighth clock pulse, the data line will be pulled to the  $V_{OL}$  of the master device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the LOW level set by the driver in the PI6ULS5V9509 for a short delay while the B bus side rises above  $0.5 V_{CC(B)}$ , then it continues HIGH. It is important to note that any arbitration or clock stretching events require that the LOW level on the A bus side at the input of the PI6ULS5V9509 ( $V_{IL}$ ) is below  $V_{ILC}$  to be recognized by the PI6ULS5V9509 and then transmitted to the B bus side.



**Figure 6: Typical Application**




**Figure 7: Bus B I<sup>2</sup>C/SMBus Waveform**





**Figure 8: Bus A Lower Voltage Waveform**

## Mechanical Information


MSOP-8L





**UQFN1.6x1.6-8L**

**TOP VIEW**

**BOTTOM VIEW**

PKG. DIMENSIONS(MM)		
SYMBOL	Min	Max
A	0.45	0.55
A1	0.00	0.05
A3	0.15 REF	
D	1.55	1.65
E	1.55	1.65
D1	0.30	0.50
E1	0.30	0.50
b	0.15	0.25
e	0.50 TYP	
e1	0.65 TYP	
L	0.25	0.35
b1	0.25	0.35
L1	0.15 REF	


**SIDE VIEW**
**Note:**

1. Ref: JEDEC MO-288B



DATE: 06/18/13


DESCRIPTION: 8-Pin, UQFN, 1.6X1.6, COL

PACKAGE CODE: XT (XT8)

DOCUMENT CONTROL #: PD-2132

REVISION: --

**SOIC-8L**



## Ordering Information

Part No.	Package Code	Package
PI6ULS5V9509UE	U	Lead free and Green 8-pin MSOP
PI6ULS5V9509UEX	U	Lead free and Green 8-pin MSOP, Tape & Reel
PI6ULS5V9509WE	W	Lead free and Green 8-pin SOIC
PI6ULS5V9509WEX	W	Lead free and Green 8-pin SOIC, Tape & Reel
PI6ULS5V9509XTEX	XT	Lead free and Green UQFN1.6x1.6-8L, Tape & Reel

**Note:**

- E = Pb-free
- Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • [www.pericom.com](http://www.pericom.com)

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.