#### **Features**

- Single 2.5V 3.6V or 2.7V 3.6V Supply
- RapidS<sup>™</sup> Serial Interface: 66 MHz Maximum Clock Frequency
  - SPI Compatible Modes 0 and 3
- User Configurable Page Size
  - 512 Bytes per Page
  - 528 Bytes per Page
  - Page Size Can Be Factory Pre-configured for 512 Bytes
- Page Program Operation
  - Intelligent Programming Operation
  - 4,096 Pages (512/528 Bytes/Page) Main Memory
- Flexible Erase Options
  - Page Erase (512 Bytes)
  - Block Erase (4 Kbytes)
  - Sector Erase (128 Kbytes)
  - Chip Erase (16 Mbits)
- Two SRAM Data Buffers (512/528 Bytes)
  - Allows Receiving of Data while Reprogramming the Flash Array
- Continuous Read Capability through Entire Array
  - Ideal for Code Shadowing Applications
- Low-power Dissipation
  - 7 mA Active Read Current Typical
  - 25 µA Standby Current Typical
  - 9 µA Deep Power Down Typical
- Hardware and Software Data Protection Features
  - Individual Sector
- Sector Lockdown for Secure Code and Data Storage
  - Individual Sector
- Security: 128-byte Security Register
  - 64-byte User Programmable Space
  - Unique 64-byte Device Identifier
- JEDEC Standard Manufacturer and Device ID Read
- 100,000 Program/Erase Cycles Per Page Minimum
- Data Retention 20 Years
- Industrial Temperature Range
- Green (Pb/Halide-free/RoHS Compliant) Packaging Options

# 1. Description

The AT45DB161D is a 2.5-volt or 2.7-volt, serial-interface sequential access Flash memory ideally suited for a wide variety of digital voice-, image-, program code- and data-storage applications. The AT45DB161D supports RapidS serial interface for applications requiring very high speed operations. RapidS serial interface is SPI compatible for frequencies up to 66 MHz. Its 17,301,504 bits of memory are organized as 4,096 pages of 512 bytes or 528 bytes each. In addition to the main memory, the AT45DB161D also contains two SRAM buffers of 512/528 bytes each. The buffers allow the receiving of data while a page in the main Memory is being reprogrammed, as well as writing a continuous data stream. EEPROM emulation (bit or byte alterability) is easily handled with a self-contained three step read-modify-write operation. Unlike conventional Flash memories that are accessed randomly with multiple



16-megabit 2.5-volt or 2.7-volt DataFlash®

**AT45DB161D** 





address lines and a parallel interface, the DataFlash uses a RapidS serial interface to sequentially access its data. The simple sequential access dramatically reduces active pin count, facilitates hardware layout, increases system reliability, minimizes switching noise, and reduces package size. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage and low-power are essential.

To allow for simple in-system reprogrammability, the AT45DB161D does not require high input voltages for programming. The device operates from a single power supply, 2.5V to 3.6V or 2.7V to 3.6V, for both the program and read operations. The AT45DB161D is enabled through the chip select pin ( $\overline{\text{CS}}$ ) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.

## 2. Pin Configurations and Pinouts

Figure 2-1. TSOP Top View: Type 1




Figure 2-3. MLF (VDFN) Top View






Figure 2-2. DataFlash Card<sup>(1)</sup>
Top View through Package



Note: 1. See AT45DCB002D Datasheet.

Figure 2-4. SOIC Top View



Note: 1. The metal pad on the bottom of the MLF package is floating. This pad can be a "No Connect" or connected to GND.

## 18. Electrical Specifications

Table 18-1. Absolute Maximum Ratings\*

Temperature under Bias	55°C to +125°C
Storage Temperature	65° C to +150° C
All Input Voltages (including with Respect to Ground	NC Pins) 0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V <sub>CC</sub> + 0.6V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 18-2. DC and AC Operating Range

		AT45DB161D (2.5V Version)	AT45DB161D	
Operating Temperature (Case)	Ind.	-40° C to 85° C	-40° C to 85° C	
V <sub>CC</sub> Power Supply		2.5V to 3.6V	2.7V to 3.6V	

Table 18-3. DC Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>DP</sub>	Deep Power-down Current	CS, RESET, WP = V <sub>IH</sub> , all inputs at CMOS levels		9	15	μΑ
I <sub>SB</sub>	Standby Current	CS, RESET, WP = V <sub>IH</sub> , all inputs at CMOS levels		25	50	μΑ
		$f = 20 \text{ MHz}; I_{OUT} = 0 \text{ mA};$ $V_{CC} = 3.6 \text{V}$		7	10	mA
I <sub>CC1</sub> <sup>(1)</sup> Active Current, Read Operation	$f = 33 \text{ MHz}; I_{OUT} = 0 \text{ mA};$ $V_{CC} = 3.6 \text{V}$		8	12	mA	
	Active Current, Head Operation	$f = 50 \text{ MHz}; I_{OUT} = 0 \text{ mA};$ $V_{CC} = 3.6 \text{V}$		10	14	mA
		$f = 66 \text{ MHz}; I_{OUT} = 0 \text{ mA}; V_{CC} = 3.6V$		11	15	mA
I <sub>CC2</sub>	Active Current, Program/Erase Operation	V <sub>CC</sub> = 3.6V		12	17	mA
ILI	Input Load Current	V <sub>IN</sub> = CMOS levels			1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>I/O</sub> = CMOS levels			1	μΑ
V <sub>IL</sub>	Input Low Voltage				V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> x 0.7			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 2.7V			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2V			V

Notes: 1. I<sub>CC1</sub> during a buffer read is 20 mA maximum @ 20 MHz.

2. All inputs are 5 volts tolerant.






 Table 18-4.
 AC Characteristics – RapidS/Serial Interface

	Parameter	AT45DB161D (2.5V Version)		AT45DB161D				
Symbol		Min	Тур	Max	Min	Тур	Max	Units
f <sub>SCK</sub>	SCK Frequency			50			66	MHz
f <sub>CAR1</sub>	SCK Frequency for Continuous Array Read			50			66	MHz
f <sub>CAR2</sub>	SCK Frequency for Continuous Array Read (Low Frequency)			33			33	MHz
t <sub>WH</sub>	SCK High Time	6.8			6.8			ns
t <sub>WL</sub>	SCK Low Time	6.8			6.8			ns
t <sub>SCKR</sub> <sup>(1)</sup>	SCK Rise Time, Peak-to-Peak (Slew Rate)	0.1			0.1			V/ns
t <sub>SCKF</sub> <sup>(1)</sup>	SCK Fall Time, Peak-to-Peak (Slew Rate)	0.1			0.1			V/ns
t <sub>CS</sub>	Minimum CS High Time	50			50			ns
t <sub>CSS</sub>	CS Setup Time	5			5			ns
t <sub>CSH</sub>	CS Hold Time	5			5			ns
t <sub>CSB</sub>	CS High to RDY/BUSY Low			100			100	ns
t <sub>SU</sub>	Data In Setup Time	2			2			ns
t <sub>H</sub>	Data In Hold Time	3			3			ns
t <sub>HO</sub>	Output Hold Time	0			0			ns
t <sub>DIS</sub>	Output Disable Time			8			6	ns
t <sub>V</sub>	Output Valid			8			6	ns
t <sub>WPE</sub>	WP Low to Protection Enabled			1			1	μs
t <sub>WPD</sub>	WP High to Protection Disabled			1			1	μs
t <sub>EDPD</sub>	CS High to Deep Power-down Mode			3			3	μs
t <sub>RDPD</sub>	CS High to Standby Mode			35			35	μs
t <sub>XFR</sub>	Page to Buffer Transfer Time			200			200	μs
t <sub>COMP</sub>	Page to Buffer Compare Time			200			200	μs
t <sub>EP</sub>	Page Erase and Programming Time (512/528 bytes)		17	40		17	40	ms
t <sub>P</sub>	Page Programming Time (512/528 bytes)		3	6		3	6	ms
t <sub>PE</sub>	Page Erase Time (512/528 bytes)		15	35		15	35	ms
t <sub>BE</sub>	Block Erase Time (4096/4224 bytes)		45	100		45	100	ms
t <sub>SE</sub>	Sector Erase Time (131,072/135,168 bytes)		1.6	5		1.6	5	s
t <sub>CE</sub>	Chip Erase Time		TBD	TBD		TBD	TBD	s
t <sub>RST</sub>	RESET Pulse Width	10			10			μs
t <sub>REC</sub>	RESET Recovery Time			1			1	μs

Note: 1. Values are based on device characterization, not 100% tested in production.

## 26. Ordering Information

#### 26.1 Ordering Code Detail



#### 26.2 Green Package Options (Pb/Halide-free/RoHS Compliant)

Ordering Code <sup>(1)(2)</sup>	Package	Lead Finish	Operating Voltage	f <sub>SCK</sub> (MHz)	Operation Range
AT45DB161D-MU AT45DB161D-MU-SL954 <sup>(3)</sup> AT45DB161D-MU-SL955 <sup>(4)</sup>	8M1-A				
AT45DB161D-SU AT45DB161D-SU-SL954 <sup>(3)</sup> AT45DB161D-SU-SL955 <sup>(4)</sup>	8S2	Matte Sn	2.7V to 3.6V	66	Industrial (-40° C to 85° C)
AT45DB161D-TU	28T				2.7V to 3.6V
AT45DB161D-MU-2.5	8M1-A				
AT45DB161D-SU-2.5	8S2	Matte Sn	2.5V to 3.6V	50	
AT45DB161D-TU-2.5	28T				

Notes: 1. The shipping carrier option is not marked on the devices.

- 2. Standard parts are shipped with the page size set to 528 bytes. The user is able to configure these parts to a 512-byte page size if desired.
- 3. Parts ordered with suffix SL954 are shipped in bulk with the page size set to 512 bytes. Parts will have a 954 or SL954 marked on them.
- 4. Parts ordered with suffix SL955 are shipped in tape and reel with the page size set to 512 bytes. Parts will have a 954 or SL954 marked on them.


Package Type			
8M1-A 8-pad, 6 x 5 x 1.00 mm Body, Very Thin Dual Flat Package No Lead MLF™ (VDFN)			
8S2	8S2 8-lead, 0.209" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)		
28T	28-lead, 8 mm x 13.4 mm, Plastic Thin Small Outline Package, Type I (TSOP)		





# 27. Packaging Information

#### 27.1 8M1-A - MLF (VDFN)



San Jose, CA 95131

No Lead (MLF)