

Dual Bostrapped 12 V MOSFET Driver with Output Disable

Preliminary Technical Data

ADP3418

FUNCTIONAL BLOCK DIAGRAM

The diagram illustrates the internal structure of the ADP3418 Overlap Protection Circuit. It features a central 'OVERLAP PROTECTION CIRCUIT' block. The input 'IN' (pin 2) and the output disable signal 'OD' (pin 3) are connected to this block. The block's outputs are connected to two buffers, which drive the high-side (DRVH, pin 8) and low-side (DRVL, pin 5) MOSFETs. The buffers are connected to pins 1 (BST) and 6 (PGND) respectively. The circuit is powered by VCC (pin 4) and PGND (pin 6). A SW pin (pin 7) is also present, connected to the SW node.

Multiphase Desktop CPU Supplies Single-Supply Synchronous Buck Converters

The ADP3418 is a dual high-voltage MOSFET driver optimized for driving two N-channel MOSFETs which are the two switches in a non-isolated synchronous buck power converter. Each of the drivers is capable of driving a 3000 pF load with a 20 ns propagation delay and a 30 ns transition time. One of the drivers can be bootstrapped, and is designed to handle the high-voltage slew rate associated with floating high-side gate drivers. The ADP3418 includes overlapping drive protection (ODP) to prevent shoot-through current in the external MOSFETs. The OD pin shuts off both the high-side and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdown.

The ADP3418 is specified over the commercial temperature range of 0°C to 85°C and is available in a thermally-enhanced 8-lead SOIC package.




Figure 1. General Application Circuit.

REV. PrC 7/3/02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 ©Analog Devices, Inc., 2002

ADP3418—SPECIFICATIONS¹

(VCC = 12 V, BST = 4 V to 26 V, T_A = 0°C to +85°C, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
SUPPLY						
Supply Voltage Range	V _{CC}		4.15		13.2	V
Supply Current	I _{SYS}	BST = 12 V, I _N = 0 V		5	7	mA
OD INPUT						
Input Voltage High			2.0			V
Input Voltage Low					0.8	V
Input Current			-1		+1	μA
Propagation Delay Time ²	tpdl _{OD}	See Figure 2		15	30	ns
	tpdh _{OD}	See Figure 2		15	30	ns
PWM INPUT						
Input Voltage High			2.0			V
Input Voltage Low					0.8	V
Input Current			-1		+1	μA
HIGH-SIDE DRIVER						
Output Resistance, Sourcing Current		V _{BST} - V _{SW} = 12 V		1.75	3.0	Ω
Output Resistance, Sinking Current		V _{BST} - V _{SW} = 12 V		1.0	2.5	Ω
Transition Times ²	t _{rDRVH}	See Figure 3, V _{BST} - V _{SW} = 12 V, C _{LOAD} = 3 nF		45	55	ns
	t _{fDRVH}	See Figure 3, V _{BST} - V _{SW} = 12 V, C _{LOAD} = 3 nF		20	30	ns
Propagation Delay ^{2,3}	t _{pdhDRVH}	See Figure 3, V _{BST} - V _{SW} = 12 V		45	65	ns
	t _{pdlDRVH}	V _{BST} - V _{SW} = 12 V		15	35	ns
LOW-SIDE DRIVER						
Output Resistance, Sourcing Current				1.75	3.0	Ω
Output Resistance, Sinking Current				1.0	2.5	Ω
Transition Times ²	t _{rDRVL}	See Figure 3, C _{LOAD} = 3 nF		25	35	ns
	t _{fDRVL}	See Figure 3, C _{LOAD} = 3 nF		21	30	ns
Propagation Delay ^{2,3}	t _{pdhDRVL}	See Figure 3		30	60	ns
	t _{pdlDRVL}	See Figure 3		10	20	ns

NOTES¹ All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC).² AC specifications are guaranteed by characterization, but not production tested.³ For propagation delays, “tpdh” refers to the specified signal going high; “tpdl” refers to it going low.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

VCC -0.3 V to 15 V

BST -0.3 V to 30 V

BST to SW -0.3 V to 15 V

SW -5 V to 25 V

All Other Inputs and Outputs -0.3 V to VCC + 0.3 V

Operating Ambient Temperature Range 0°C to +85°C

Operating Junction Temperature Range ... 0°C to +125°C

Storage Temperature Range -65°C to +150°C


θ_{JA} 123°C/W

Lead Temperature (Soldering, 10 sec) +300°C

Vapor Phase (60 sec) +215°C

Infrared (15 sec) +220°C

*This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged. Unless otherwise specified, all voltages are referenced to PGND

PIN CONFIGURATION**R-8****ORDERING GUIDE**

Model	Temperature Range	Package
ADP3418JR	0°C to +85°C	R-8 (SO-8)

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3418 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTIONS

Pin	Name	Function
1	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between BST and SW pins holds this bootstrapped voltage for the high-side MOSFET as it is switched. The capacitor should be chosen between 100 nF and 1 μ F.
2	IN	Logic-level Input. This pin has primary control of the drive outputs.
3	$\overline{\text{OD}}$	Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low.
4	VCC	Input Supply. This pin should be bypassed to PGND with ~ 1 μ F ceramic capacitor.
5	DRVL	Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
6	PGND	Power Ground. Should be closely connected to the source of the lower MOSFET.
7	SW	This pin is connected to the buck-switching node, close to the upper MOSFET's source. It is the floating return for the upper MOSFET drive signal. It is also used to monitor the switched voltage to prevent turn-on of the lower MOSFET until the voltage is below ~ 1 V. Thus, according to operating conditions, the high-low transition delay is determined at this pin.
8	DRVH	Buck Drive. Output drive for the upper (buck) MOSFET.




Figure 2. Output Disable Timing Diagram




Figure 3. Nonoverlap Timing Diagram (Timing Is Referenced to the 90% and 10% Points Unless Otherwise Noted)

ADP3418

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

8-Lead SOIC
R-8

