

Intel[®] LXT971A, LXT972A, LXT972M Single-Port 10/100 Mbps PHY Transceivers

Specification Update

January 2005

Notice: The Intel[®] LXT971A, LXT972A, LXT972M Single-Port 10/100 Mbps PHY Transceivers may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification update.

Order Number: 249354-010



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® LXT971A, LXT972A, LXT972M Single-Port 10/100 Mbps PHY Transceivers may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Intel and the Intel logo are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

 $\ensuremath{^{*}\text{O}}$ ther names and brands may be claimed as the property of others.

Copyright © 2005, Intel Corporation



Revision History	5
Preface	8
Summary Table of Changes	10
dentification Information	13
Errata	16
Specification Changes	22
Specification Clarifications	23
Documentation Changes	24
Sightings	26





Revision History

Revision Number: 010 Revision Date: January 13, 2005			
Page #	Description		
13	Revised Figure 1, "Example of Pb-Free LQFP Package for Intel® LXT971A, LX972A, and LXT972M Transceivers" and descriptive text that references this figure.		
14	Revised Figure 2, "Example of LQFP Package for Intel® LXT971A, LXT972A, and LXT972M Transceivers" and descriptive text that references this figure.		
24	Revised Table 2, "Product Information".		
25	Revised Figure 5, "Ordering Information - Sample".		

Revision Number: 009 Revision Date: September 17, 2004						
Page #	Description					
-	Added the LXT972M Single-Port 10/100 Mbps PHY Transceiver where appropriate.					
17	Revised Erratum item 4. Clarified workaround.					
18	Revised Erratum item 5. Moved previous Note to Errata table.					
19	Revised Erratum item 9. Moved previous Note to Errata table.					
19	Revised Erratum item 10. Moved previous Note to Errata table.					
19	Revised Erratum item 11. Moved previous Note to Errata table.					
26	Revised "Sightings" section.					

Revision Number: 008 Revision Date: December 2, 2003			
Page #	Description		
10	Added Errata items 13 through 15 to "Errata" table.		
10	Removed Item 1 in "Specification Clarifications" table.		
12	Modified steppings table under "Identification Information" section (added JTAG ID information).		
17	Added Erratum 13: "Changing Advertised Duplex While Link Is Up" to "Errata" section.		
17	Added Erratum 14: "Far-End Fault Reporting" to "Errata" section.		
18	Added Erratum 15: "Detection of Illegal Symbols After SSD" to "Errata" section.		
20	Incorporated tables under "Specification Clarifications" into the LXT971A and LXT972A Datasheets and removed from this document.		
22	Incorporated "Item 3: Increased MII Drive Strength" under the "Addenda" section into the LXT971A and LXT972A Datasheets and removed from this document.		



Revision Number: 007 Revision Date: May 17, 2002			
Page #	Description		
4	Updated "Affected Documents" Table.		
8	Updated "Codes Used in Summary Table".		
7	Updated "Errata" Listing.		
12	Added Erratum: "Switching Clocks from 100 Mbps to 10 Mbps Prior to End of Packet".		
16	Added Addendum: "Increased MII Drive Strength".		

Revision Number: 006 Revision Date: August 17, 2001			
Page #	Description		
7	Documentation Changes: Modified to reflect document rev numbers.		
14	Modified Absolute Maximum Ratings table.		

Revision Number: 005 Revision Date: June 27, 2001			
Page #	Description		
16	Addenda: Clarified Description 1.		

Revision Number: 004 Revision Date: June 20, 2001			
Page #	Description		
15	Added Product Ordering Information		

Revision Number: 003 Revision Date: May 9, 2001			
Page #	Description		
7	Errata 7, 9, 10, 11, 12 were fixed in Stepping 2. Removed "Xs" for correct status.		

Revision Number: 002 Revision Date: March 20, 2001			
Page #	Description		
8	Updated "Markings" table with Manufacturer's Revision Code information.		
11	Replaced text with "None" for Workaround under Errata 9.		
12	Added BSDL text to Workaround under Errata 11.		



Date	Version	Page #	Description
January 15, 2001	001	-	Converted to Intel format (no technical or material changes).
August 24, 2000	2.1 ¹	-	Added errata for Stepping 2.
June 27, 2000	2.0 ¹	-	Reformatted and added errata for Stepping 1.
November 5, 1999	1. <i>n</i> ¹	-	Various versions covered silicon Stepping 0.
1. Level One document version number. As of 1/15,/01, this document replaces the Level One document.			



Preface

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

Stepping 2 devices are labeled as LXT971A, LXT972A, and LXT972M Transceivers.

Affected Documents/Related Documents

Title	Order
Intel® LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet	249185
Intel® LXT972A 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet	249186
Intel® LXT971A/972A 3.3V PHY Transceivers Design and Layout Guide Application Note	249016
Intel® LXT971A — LXT970A-to-LXT971A Migration Application Note	249028
Intel® LXD971B Demo Board for 3.3V 10/100 Applications (Board Rev A1) Development Kit Manual	249246
Intel® LXD971L Demo Board for 3.3V 10/100 Applications (Board Rev B2) Development Kit Manual	249247
Intel® LXT972M Single-Port 10/100 Mbps PHY Transceiver Datasheet	302875
Intel® LXT972M Transceiver Demo Board (Board Rev A1)	303125



Nomenclature

Errata are design defects or errors. These may cause the behaviors of the following to deviate from published specifications:

- LXT971/LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver (called hereafter the LXT971A Transceiver)
- LXT972/LXT972A 3.3V Dual-Speed Fast Ethernet Transceiver (called hereafter the LXT972A Transceiver)
- LXT972M Single-Port 10/100 Mbps PHY Transceiver (called hereafter the LXT972M Transceiver).

Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note:

Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so on).



Summary Table of Changes

The following table indicates the errata, specification changes, or specification clarifications which apply to the LXT971A, LXT972A, and LXT972M Transceivers. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

Codes Used in Summary Table

Stepping

X: Errata that applies to this stepping.

(No mark) or (Blank box): This erratum is fixed in stepping indicated. Specification Change or

Specification Clarification does not apply to this stepping.

Page

(Page): Page location of item in this document.

Status

Doc: Document change or update will be implemented.

Plan Fix: This erratum may be fixed in a future stepping of the product.

Fixed: This erratum has been previously fixed.

No Fix: There are no plans to fix this erratum.

Row

Change bar to left of table row indicates this erratum is either new or

modified from the previous version of the document.



Errata

No.	LXT971A/LXT972A Transceiver Steppings ^{1,2,3}			Page	Status	ERRATA	
	0	1	2				
1	Х			13	Fixed	Fixed "Incorrect Auto-Negotiation Link Partner Base Page Ability Register"	
2	Х			13	Fixed	"Incorrect Auto-Negotiation Next Page"	
3	Х			13	Fixed	"Incorrect Remote Fault"	
4	Х			13	Fixed	"Incorrect Auto-Negotiation Duplex Status"	
5	Х	Х		14	Fixed	"Incorrect JTAG Revision Code"	
6	Х	Х		14	Fixed	"Incorrect Duplex - Collision LED Display"	
7	Х	Х		15	Fixed	"Incorrect Activity LED Display"	
8	Х			15	Fixed	"MII Pins Not Three-Stateable"	
9	Х	Х		15	Fixed	"100 M External Loopback Using Short Cable Length"	
10	Х	Х		16	Fixed	"10BASE-T Data Inversion"	
11	Х	Х		16	Fixed	"Power Cycling and JTAG TRST Reset Pin"	
12	Х	Х		16	Fixed	"Switching Clocks from 100 Mbps to 10 Mbps Prioto End-of-Packet"	
13	Х	Х	Х	17	NoFix	"Changing Advertised Duplex While Link Is Up"	
14	Х	Х	Х	17	NoFix	"Far-End Fault Reporting"	
15	Х	Х	Х	17	NoFix	"Detection of Illegal Symbols After SSD"	

Specification Changes

No.	S	tepping	ıs	Page	Status	SPECIFICATION CHANGES	
	#	#	#			SI ESITISATION STIANGES	
					None for this revision of this specification update.		

Specification Clarifications

No.	Steppings			Daws 6	Status	SPECIFICATION CLARIFICATIONS	
NO.				Page	Status	SI ESII ISATISN SEAKII ISATISNS	
						None for this revision of this specification update.	

Refer to "Markings" on page 12 for codes to identify various silicon steppings.
 Devices with an A suffix (such as the LXT971A and LXT972A Transceiver) are Stepping 2.
 The LXT972M Transceiver is available only as Stepping 2.



Documentation Changes

No.	Datasheet Revision	Page	Status	Documentation Changes
1	LXT971A - 002 LXT972A - 003	21	Doc	Table 1, "Product Information" and Figure 1, "Ordering Information - Sample"

Sightings

No.	Tr	71A/LX ansceiv eppings	er	Page	Status	Sightings	
	0	1	2				
1	Х	Х		13	Fixed Sighting 1, "100BASE-TX Receive Jitter Tolerance"		
2	Х	Х		13	Fixed Sighting 2, "10BASE-T Jitter Tolerance"		

^{1.} Refer to "Markings" on page 12 for codes to identify various silicon steppings. 2. The LXT972M Transceiver is available only as Stepping 2.



Identification Information

Markings

This section shows the markings for the LXT971A, LXT972A, and LXT972M Transceivers.

The LXT971A, LXT972A, and LXT972M Transceivers are available in both Low Profile Quad Flat Pack (LQFP) and Pb-free LQFP packages. Figure 1 shows a sample Pb-free LQFP package for the LXT971A, LXT972A, and LXT972M Transceivers.

Figure 1. Example of Pb-Free LQFP Package for Intel® LXT971A, LX972A, and LXT972M Transceivers






Figure 2 shows a sample LQFP package for the LXT971A, LXT972A, and LXT972M Transceivers.

Note: In contrast to the Pb-free LQFP package, the LQFP package does not have the "e3" symbol in the last line of type on the package.

Figure 2. Example of LQFP Package for Intel® LXT971A, LXT972A, and LXT972M Transceivers






Figure 3 shows the LQFP package for previous revisions of the LXT971A and LXT972A Transceivers.

Figure 3. Package for Previous Revision of Intel® LXT971A and LXT972A Transceivers





Figure 4 shows the LQFP package for previous revisions of the LXT971A and LXT972A Transceivers. (This figure is for reference only.).

Figure 4. Package for Level One LXT971A and LXT972A Transceivers (Reference Only)



In the datasheets for the LXT971A, LXT972A, and LXT972M Transceivers, the silicon stepping is referred to as "Manufacturer's Revision Number." Software can read the silicon stepping number from Register bits 3.3:0. Table 1 lists the manufacturer's revision number, trace codes, and JTAG version IDs for LXT971A, LXT972A, and LXT972M Transceiver steppings.

Table 1. Revision Numbers, Trace Codes, and JTAG Versions IDs

Stepping	Revision Number	Trace Codes ¹	Manufacturer's Revision Number ²	JTAG Version ID ³
0	A1	xxAx	0000	0000
1	A2	ххВх	0001	0001
2	A4	xxDx	0010	0010

^{1.} The letter "x" indicates an insignificant variable.

^{2.} The value of the revision number is from register bits 3.3:0. For details, see the datasheets for the LXT971A, LXT972A, and LXT972M Transceivers.

For details on the JTAG version ID, see the Device ID Register tables in the datasheets for the LXT971A, LXT972A, and LXT972M Transceivers.



Errata

1. Incorrect Auto-Negotiation Link Partner Base Page Ability Register

Problem: Upon completing the parallel detection function, the Auto-Negotiation Link Partner Base Page

Ability Register (Register 5) should be updated to reflect the link partner's capability. Register 5 is

not updated correctly and always reads 0000h.

Workaround: The Status Register #2 (Register 17) is properly updated with the arbitrated link status information

and can be used to identify link speed and duplex status.

Status: This erratum has been previously fixed.

2. Incorrect Auto-Negotiation Next Page

Problem: The Auto-Negotiation Next Page state machine functions incorrectly and does not support Next

Page operations.

Workaround: Bit 4.15 in the Auto-Negotiation Advertisement Register must be set to 0 (port has no ability to

send multiple pages).

Status: This erratum has been previously fixed.

3. Incorrect Remote Fault

Problem: In fiber mode, the Remote Fault bit (Register bit 1.4) in MII Status Register #1 is used to report

receipt of the Far End Fault Indication (FEFI) code to the MAC. The Remote Fault bit fails to

indicate receipt of the FEFI code under certain conditions.

This occurs only when the following conditions are true:

• The device is operating in fiber mode, AND

• The device hardware configuration is set to enable auto-negotiation.

Workaround: Strap the LED/CFG1 pin to ground to disable auto-negotiation.

Status: This erratum has been previously fixed.



4. Incorrect Auto-Negotiation Duplex Status

Problem:

The LXT971A and LXT972A Transceivers fail to update the initial control setting for full-duplex or half-duplex operation (Register bit 0.8) after link is established. Under certain conditions, this can cause incorrect reporting of duplex status and collision events. This problem occurs under the following conditions:

- The LXT971A and LXT972A Transceivers are initially set for full-duplex operation, AND
- The LXT971A and LXT972A Transceivers establish a half-duplex link through autonegotiation or parallel detection

OR

- The LXT971A and LXT972A Transceivers is initially set for half-duplex operation, AND
- The LXT971A and LXT972A Transceivers establish a full-duplex link through autonegotiation or parallel detection.

Implication:

In the first case (half-duplex link established while control register is set for full-duplex), the LXT971Aand LXT972A Transceivers do the following:

- Function as a full-duplex port
- Indicate full-duplex through LED and Register bit 0.8
- Indicate half-duplex through Register bit 17.9
- Do not indicate collision (through the LED, MII COL signal, or Register bit 17.11) when transmitting and receiving concurrently

In the second case (full-duplex link established while control register is set for half-duplex), the LXT971A and LXT972A Transceivers do the following:

- Function as a half-duplex port
- Indicate half-duplex through the LED
- Indicate full-duplex through Register bit 17.9
- Indicate collision (through LED, MII COL signal, and Register bit 17.11) when transmitting and receiving concurrently

Workaround:

Set Status Register #2 (Register bit 17.9) to update the duplex status in the Control Register (Address 0). The Status Register #2 (Address 2) is updated with the correct duplex status when auto-negotiation is completed. Each time link is established, the duplex status in Register bit 17.9 can be used to update the duplex mode in the Control Register (Register bit 0.8).

Status:

This erratum has been previously fixed.

Errata



5. Incorrect JTAG Revision Code

Problem: LXT971A and LXT972A Transceivers (A2) JTAG Device ID is as follows - 0001 03CB 1110 111

11101

As per the standard, the Jedec Continuation Character (Register bit 11:8) for the Intel devices

should have been 0000 instead of 1110.

Implication: JTAG boundary scan receives an incorrect JTAG ID for the LXT971A and LXT972A Trans-

ceivers.

Workaround: Use a continuation character of 1110 when addressing an LXT971A Transceiver Stepping 1.

Status: This erratum has been previously fixed.

6. Incorrect Duplex - Collision LED Display

Problem: When the port LED is configured to indicate Duplex and Collision through the LED Configuration

Register (Address 20), the LED does not indicate Collision when transmitting and receiving in a

half-duplex link.

Workaround: Configure a separate LED for Collision only. A dedicated LED properly indicates a collision is

occurring.

Status: This erratum has been previously fixed.

7. Incorrect Activity LED Display

Problem: With pulse stretching enabled, port activity is indicated with a slow blinking rate on the activity

LED when the port is in full-duplex and the port transmit and receive traffic has the same packet size and inter-packet gap (IPG) for an extended period of time. A correct indication is for the

activity LED to remain active when continuously transmitting and receiving.

The activity LED resumes normal operation if either packet size or IPG is altered.

Implication: The activity LED indication will not match the traffic rate at the port. Only the Activity LED

behavior is affected. Neither transmit nor receive status LED functionality are affected.

The activity LED operation has no impact on data reliability.

Workaround: Use the following steps for a possible workaround:

1. Use either transmit or receive status instead of activity as the LED indication.

2. Logically 'OR' transmit status and receive status to generate an activity indicator. This

workaround requires external hardware to complete the 'OR' function.

3. Add external pulse stretching through a PLD while disabling on-chip pulse stretching through Register 20 (Register bit 20.1 = 0). This workaround requires external hardware and manageability through the MDIO interface. Also, because pulse stretching is global to the

device, external logic must be added for any LED signal that requires stretching.

4. Display both transmit and receive status individually.

Status: This erratum has been previously fixed.



8. MII Pins Not Three-Stateable

Problem: In hardware power-down mode, the receive clock MDINT pins do not go into a high-impedance

state or are not three-stated.

Implication: In hardware power-down mode, the receive clock (RxClk) and the MDINT pins are continuously

driven. The transmit clock will be in a true three-state condition. However, the LXT971A and

LXT972A Transceivers continue to source a receive clock.

Workaround: None.

Status: This erratum has been previously fixed.

9. 100 M External Loopback Using Short Cable Length

Problem: Link may not occur in applications requiring a short external looping plug (looping TPFO to TPFI)

with cable lengths typically less than 2 feet.

Implication: During external loopback operations requiring a line-loop length less than two feet, the LXT971A

and LXT972A Transceivers input-receiver reference levels may incorrectly slice the twisted-pair

signal, causing a loss of link.

Workaround: None.

Status: This erratum has been previously fixed.

10. 10BASE-T Data Inversion

Problem: If jitter on the twisted-pair data occurs within a time window relative internally to the DPLL

Reference Clock and remains constant, inverted RxData can occur.

Implication: When the receive twisted-pair data jitters, the LXT971A and LXT972A Transceivers may pass

errored data to the Reconciliation Sublayer. This errored data would be calculated as CRC errors at

the MAC and the RXER signal/bit would be active.

Workaround: None.

Status: This erratum has been previously fixed.

11. Power Cycling and JTAG TRST Reset Pin

Problem: Power-on cycling may cause the LXT971A and LXT972A Transceivers to hang in an unknown

state due to the improper reset of some internal JTAG control flip-flops.

Implication: Some internal JTAG flip-flops may not be reset properly, causing the input and output steering

muxes to be selected incorrectly. This incorrect selection may disable any of the digital, MII signal

outputs and inputs.

Workaround: Designs not using JTAG should tie the TRST pin directly to GND.

Designs using the 5-signal option should tie the \overline{TRST} pin to GND through a resistor. The suggested value for this resistor is $20~k\Omega$. A $20~k\Omega$ resistor to GND is strong enough to pull down the internal, weak pull-up to a logic 0 for normal operation. This pull down also allows a JTAG tap

controller to operate successfully and overcome the pull-up and pull-down resistors.

Designs using the 4-signal option and not using the \overline{TRST} pin for reset should use a 20 k Ω pull-

down resistor from \overline{TRST} to GND and control the JTAG \overline{TRST} pin, accordingly.

Designs using the LXT971A or LXT972A Transceivers require a new BSDL file that may be

found on the Intel website (www.intel.com).

Status: This erratum has been previously fixed.

Errata



12. Switching Clocks from 100 Mbps to 10 Mbps Prior to End-of-Packet

Problem: Switching clocks from 100 Mbps to 10 Mbps prior to the End-of-Packet (EOP), as the PLL

transitions to its reset state, can cause the output to become random and unknown, and result in the

corruption of the last nibble of the CRC in the receive packet.

Implication: A CRC error occurs randomly on a small percentage of devices and can result in an error rate up to

10 ppm.

Workaround: None.

Status: This erratum has been previously fixed.

13. Changing Advertised Duplex While Link Is Up

Problem: Writing to Register bits 4.9:5, which control duplex mode advertisement while link is up and auto-

negotiation is enabled, immediately changes the PHY mode of operation to the new duplex mode. When written, the values in this register are not intended to affect PHY operation until a new auto-

negotiation cycle is completed.

Implication: A possible mixed-duplex operation will exist during the time between Register bits 4.9:5 writes

and the start of a new auto-negotiation process.

Workaround: Write Register bits 4.9:5 immediately before the start of a new auto-negotiation process.

Status: There are no plans to fix this erratum.

14. Far-End Fault Reporting

Problem: If a link partner continuously sends successive Far-End Fault (FEF) codes (three sets of 84 1s

followed by a 0), the LXT971A/LXT972A Transceiver sets the Remote Fault bit High (Register bit 1.4 = 1) and drops link (Register bit 1.2 = 0). Register 1.4 is cleared after a Read and is not set High

again while the Far-End Fault signal is present.

Implication: Implication: If the MAC reads Register bit 1.4 more than once under a continuous Far-End Fault

condition, a Far-End Fault is not indicated after the first Read.

Workaround: Once a remote fault has been indicated by Register bit 1.4 = 1, the following sequence can be used

to monitor the remote-fault status.

Managed Systems:

1. Write Register 0 = 0x6100. This forces the port to 100 Mbps full-duplex internal loopback,

link is up, Register bit 1.2 = 1, and Register bit 1.4 = 0.

2. Wait approximately 100 mS.

3. Write Register 0 = 0x2100. This forces the port into 100 Mbps full-duplex. If Far-End Fault is

present, Register bit 1.4 = 1 indicates Far-End Fault and Register bit 1.2 = 0 indicates link is

down.

Status: There are no plans to fix this erratum.

Revision Date: January 13, 2005

20




15. Detection of Illegal Symbols After SSD

Problem:

An illegal symbol placed immediately after the SSD (preamble after JK) is not detected. However, any subsequent corrupt symbol will be detected.

Standard Frame Contents:



Implication: Implication: RXER does not assert if this symbol location is corrupted. However, an error in this

location does not affect packet integrity.

Workaround: Use the MAC layer protocol to detect corrupt symbols in the packet.

Status: There are no plans to fix this erratum.



Specification Changes

There are no specification changes.



Specification Clarifications

There are no specification clarifications.



Documentation Changes


Table 2. Product Information

Number	Revision	Qualification	Tray MM	Tape and Reel MM
DJLXT971ALC.A4	A4	S	834105	834916
DJLXT971ALE.A4	A4	S	835676	835791
FLLXT971ABC.A4	A4	S	834103	834926
FLLXT971ABE.A4	A4	S	834104	835080
DJLXT972ALC.A4	A4	S	834109	834917
DJLXT972MLC.A4	A4	S	864768	864769
WJLXT972MLC.A4 (Pb-free)	A4	S	864115	864101
WJLXT971ALC.A4 (Pb-free)	A4	S	857342	857344
WJLXT971ALE.A4 (Pb-free)	A4	S	857343	857346
WJLXT972ALC.A4 (Pb-free)	A4	S	857341	857345



Figure 5 shows how to use the ordering information.

Figure 5. Ordering Information - Sample





Sightings

"Sightings" are descriptions of specific device behaviors or interaction behaviors with other devices, originating from a variety of sources internal and external to Intel. Sightings are not device errata, but specific behaviors that may be of interest to customers. Internal sources can include product validation and product test. External sources can include product developers and customers.

1. 100BASE-TX Receive Jitter Tolerance

Description: If a receive-link partner operating in 100BASE-TX generates transmit jitter greater than the IEEE

standard, the LXT971A and LXT972A Transceivers may produce errors within the Reconciliation Sublayer, which can result in a failure to link or to sustain a link. The LXT971A and LXT972A Transceivers needed to be enhanced to allow greater margin to the IEEE standard. The identified

change would allow greater design flexibility.

Note: Customers are advised that reliance on such an out-of-margin performance is at their own risk.

Status: Implemented in Stepping 2.

2. 10BASE-T Jitter Tolerance

Description: In some 10BASE-T input jitter applications, the LXT971A and LXT972A Transceivers margin

may be close to the IEEE standard for input jitter tolerance. The LXT971A and LXT972A Transceivers needed to be enhanced to be optimally centered for 10BASE-T input jitter tolerance. The identified change would allow greater design flexibility; however, customers are advised that

reliance on such out-of-margin performance is at their own risk.

Status: Implemented in Stepping 2.