


## Off-line high voltage converters

#### **Features**

- 800 V avalanche rugged power section
- Quasi-resonant (QR) control for valley switching operation
- Standby power < 50 mW at 265 Vac
- Limiting current with adjustable set point
- Adjustable and accurate overvoltage protection
- On-board soft-start
- Safe auto-restart after a fault condition
- Hysteretic thermal shutdown

### **Applications**

- Adapters for PDA, camcorders, shavers, cellular phones, cordless phones, videogames
- Auxiliary power supply for LCD/PDP TV, monitors, audio systems, computer, industrial systems, LED driver, No el-cap LED driver, utility power meter
- SMPS for set-top boxes, DVD players and recorders, white goods



### **Description**

The device is an off-line converter with an 800 V rugged power section, a PWM control, double levels of overcurrent protection, overvoltage and overload protections, hysteretic thermal protection, soft-start and safe auto-restart after any fault condition removal. Burst mode operation and device very low consumption helps to meet the standby energy saving regulations. The quasi-resonant feature reduces EMI filter cost. Brownout and brown-in function protects the switch mode power supply when the rectified input voltage level is below the normal minimum level specified for the system. The high voltage start-up circuit is embedded in the device.

Figure 1. Typical topology




Table 1. Device summary

Order codes	Package	Packaging	
VIPER15LN / VIPER15HN	DIP-7	Tube	
VIPER15HD / VIPER15LD	SO16 narrow	Tube	
VIPER15HDTR / VIPER15LDTR	30 to hallow	Tape and reel	

August 2010 Doc ID 15455 Rev 5 1/40

Contents VIPER15

# **Contents**

_	cal power	
2 Тур	cai power	4
3 Pin	settings!	5
4 Elec	etrical data	6
4.1	Maximum ratings	6
4.2	Thermal data	6
4.3	Thermal data	7
6 Тур	cal circuits14	4
7 Ope	ration description	5
7.1	Power section and gate driver	5
7.2	High voltage startup generator	5
7.3	Power-up description	6
7.4	Power-down description	9
7.5	Auto-restart description	9
7.6	Quasi-resonant operation	0
7.7	Frequency foldback function and valley skipping mode	2
7.8	Double blanking time	3
7.9	Starter 24	4
7.10	Current limit set point and feed-forward option	4
7.11	Overvoltage protection (OVP)	6
7.12	Summary on ZCD pin	8
7.13	Feedback and overload protection (OLP)	8
7.14	Burst-mode operation at no load or very light load	2
7.15	Brown-out protection	2
7.16	2nd level overcurrent protection and hiccup mode	4

VIPER15		Contents
8	Package mechanical data	35
9	Revision history	39


Obsolete Product(s).

VIPER15

Block diagram VIPER15

# 1 Block diagram

Figure 2. Block diagram



# 2 Typical power

Table 2. Typical power


Part number	230	V <sub>AC</sub>	85-265 V <sub>AC</sub>		
	Adapter <sup>(1)</sup>	Open frame <sup>(2)</sup>	Adapter <sup>(1)</sup>	Open frame <sup>(2)</sup>	
VIPER15	9 W	10 W	5 W	6 W	

- 1. Typical continuous power in non ventilated enclosed adapter measured at 50  $^{\circ}\text{C}$  ambient.
- 2. Maximum practical continuous power in an open frame design at 50 °C ambient, with adequate heat sinking.

VIPER15 Pin settings

# 3 Pin settings

Figure 3. Connection diagram (top view)



Note: The copper area for heat dissipation has to be designed under the DRAIN pins.

Table 3. Pin description

	Pin n.		N	
	DIP-7	SO16	Name	Function
	1	12	GND	This pin represents the device ground and the source of the power section.
	-	4	N.A.	Not available for user. It can be connected to GND (pins 1-2) or left not connected.
	2	5	VDD	Supply voltage of the control section. This pin also provides the charging current of the external capacitor during power-up.
Obsole	3	P6	ZCD	This is a multifunction pin.  1. Input for the zero current detection circuit for transformer demagnetization sensing. (i.e. R <sub>LIM</sub> , R <sub>FF</sub> , R <sub>OVP</sub> and D <sub>OVP</sub> , <i>Figure 32</i> )  2. User defined drain current limit set-point and voltage feed forward. The resistor, R <sub>LIM</sub> , connected between ZCD pin and GND causes the current I <sub>ZCD</sub> and then it limits the static maximum drain current.  3. The resistor R <sub>FF</sub> between ZCD pin and the auxiliary winding, performs the feed-forward operation and then the drain current limitation changes according to the converter input voltage.  4. Output overvoltage protection. A voltage exceeding V <sub>OVP</sub> threshold, (see <i>Table 8 on page 8</i> ), shuts the IC down reducing the device consumption. This function is strobed and digitally filtered for high noise immunity.
	4	7	FB	Control input for duty cycle control. Internal current generator provides bias current for loop regulation. A voltage below the threshold $V_{FBbm}$ activates the burst-mode operation. A level close to the threshold $V_{FBlin}$ means that we are approaching the cycle-by-cycle overcurrent set point.
	5	8	BR	Brownout protection input with hysteresis. A voltage below the threshold $V_{BRth}$ shuts down (not latch) the device and lowers the power consumption. Device operation restarts as the voltage exceeds the threshold $V_{BRth}$ + $V_{BRhyst}$ . It can be connected to ground when not used.
	7,8	1316	DRAIN	High voltage drain pin. The built-in high voltage switched start-up bias current is drawn from this pin too. Pins connected to the metal frame to facilitate heat dissipation.

Electrical data VIPER15

## 4 Electrical data

## 4.1 Maximum ratings

Table 4. Absolute maximum ratings

	Value					
Symbol	Pin	Parameter	V	liue	Unit	
	(DIP7)		Min.	Max.		
V <sub>DRAIN</sub>	7, 8	Drain-to-source (ground) voltage		800	V	
E <sub>AV</sub>	7, 8	Repetitive avalanche energy (limited by $T_J = 150 ^{\circ}\text{C}$ )		2 0	mJ	
I <sub>AR</sub>	7, 8	Repetitive avalanche current (limited by $T_J = 150$ °C)			Α	
I <sub>DRAIN</sub>	7, 8	Pulse drain current (limited by $T_J = 150$ °C)	*OC	2.5	Α	
$V_{ZCD}$	3	Control input pin voltage (with I <sub>ZCD</sub> = 1 mA)	-0.3	Self limited	V	
$V_{FB}$	4	Feedback voltage	-0.3	5.5	٧	
$V_{BR}$	5	Brown-out input pin voltage (with I <sub>BR</sub> = 0.5 mA)	-0.3	Self limited	>	
$V_{DD}$	2	Supply voltage (I <sub>DD</sub> = 25 mA)	-0.3	Self limited	>	
I <sub>DD</sub>	2	Input current		25	mA	
D		Power dissipation at T <sub>A</sub> < 40 °C (DIP-7)		1	W	
P <sub>TOT</sub>		Power dissipation at T <sub>A</sub> < 60 °C (SO16N)		1	W	
$T_J$		Operating junction temperature range	-40	150	°C	
T <sub>STG</sub>	2	Storage temperature	-55	150	°C	

# 4.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Max. value SO16N	Max. value DIP7	Unit
R <sub>thJP</sub>	Thermal resistance junction pin (Dissipated power = 1 W)	35	40	°C/W
R <sub>thJA</sub>	Thermal resistance junction ambient (Dissipated power = 1 W)	90	110	°C/W
R <sub>thJA</sub>	Thermal resistance junction ambient <sup>(1)</sup> (Dissipated power = 1 W)	80	90	°C/W

<sup>1.</sup> When mounted on a standard single side FR4 board with 100 mm  $^2$  (0.155 sq in) of Cu (35  $\mu m$  thick)

VIPER15 Electrical data

### 4.3 Electrical characteristics

(T<sub>J</sub> = -25 to 125 °C,  $V_{DD}$  = 14 V <sup>(a)</sup>; unless otherwise specified)

Table 6. Power section

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>BVDSS</sub>	Break-down voltage	I <sub>DRAIN</sub> = 1 mA, V <sub>FB</sub> = GND T <sub>J</sub> = 25 °C	800			٧
l <sub>OFF</sub>	OFF state drain current	V <sub>DRAIN</sub> = max rating, V <sub>FB</sub> = GND			60	μА
R <sub>DS(on)</sub>	Drain-source on state	$I_{DRAIN} = 0.2 \text{ A}, V_{FB} = 3 \text{ V},$ $V_{BR} = \text{GND}, T_{J} = 25 ^{\circ}\text{C}$		20	24	Ω
	resistance	I <sub>DRAIN</sub> =0.2A, V <sub>FB</sub> =3V, V <sub>BR</sub> = GND, T <sub>J</sub> = 125 °C		40	48	Ω
C <sub>OSS</sub>	Effective (energy related) output capacitance	V <sub>DRAIN</sub> = 0 to 640 V	4O	10		pF

Table 7. Supply section

	Table 7. Cappiy Section								
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit			
Voltage		1050							
V <sub>DRAIN_START</sub>	Drain-source start voltage	70	60	80	100	V			
l	Start-up charging current	$V_{DRAIN} = 120 \text{ V},$ $V_{BR} = GND, V_{FB} = GND,$ $V_{DD} = 4 \text{ V}$	-2	-3	-4	mA			
IDDch	Start-up charging current	$V_{DRAIN} = 120 \text{ V},$ $V_{BR} = GND, V_{FB} = GND,$ $V_{DD} = 4 \text{ V after fault.}$	-0.4	-0.6	-0.8	mA			
$V_{DD}$	Operating voltage range	After turn-on	8.5		23.5	V			
V <sub>DDclamp</sub>	V <sub>DD</sub> clamp voltage	I <sub>DD</sub> = 20 mA	23.5			V			
$V_{DDon}$	V <sub>DD</sub> start-up threshold	V	13	14	15	V			
$V_{DDoff}$	V <sub>DD</sub> under voltage shutdown threshold	$V_{DRAIN} = 120 \text{ V},$ $V_{BR} = GND, V_{FB} = GND$	7.5	8	8.5	V			
V <sub>DD(RESTART</sub>	V <sub>DD</sub> restart voltage threshold	V <sub>DRAIN</sub> = 120 V, V <sub>BR</sub> = GND, V <sub>FB</sub> = GND	4	4.5	5	V			
Current	Current								
I <sub>DD0</sub>	Operating supply current, not switching	$V_{FB}$ =GND, $F_{SW}$ =0kHz, $V_{BR}$ = GND, $V_{DD}$ = 10 V			0.9	mA			
I <sub>DD1</sub>	Operating supply current, switching	V <sub>DRAIN</sub> = 120 V,			2.5	mA			
I <sub>DD_FAULT</sub>	Operating supply current, with protection tripping				400	μА			
I <sub>DD_OFF</sub>	Operating supply current with V <sub>DD</sub> < V <sub>DDoff</sub>	V <sub>DD</sub> = 7 V			270	μА			

a. Adjust  $\rm V_{DD}$  above  $\rm V_{DDon}$  start-up threshold before settings to 14 V.

Electrical data VIPER15

Table 8. Controller section

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
Feedback p	in				•			
V <sub>FBolp</sub>	Overload shutdown threshold		4.5	4.8	5.2	V		
V <sub>FBlin</sub>	Linear dynamics upper limit		3.2	3.3	3.4	V		
V <sub>FBbm</sub>	Burst mode threshold	Voltage falling	0.4	0.45	0.5	V		
V <sub>FBbmhys</sub>	Burst mode hysteresis	Voltage rising		50		mV		
1	Feedback sourced current	V <sub>FB</sub> = 0.3 V	-150	-200	-280	uA		
I <sub>FB</sub>	reedback sourced current	3.3 V < V <sub>FB</sub> < 4.8 V		-3		uA		
R <sub>FB(DYN)</sub>	Dynamic resistance	V <sub>FB</sub> < 3.3 V	14		19	kΩ		
H <sub>FB</sub>	ΔV <sub>FB</sub> / ΔI <sub>D</sub>		2	. (G	6	V/A		
ZCD pin				90,				
V <sub>ZCDCLh</sub>	Upper clamp voltage	I <sub>ZCD</sub> = 1 mA	5	5.5	6	V		
V <sub>ZCDAth</sub>	Arming voltage threshold	Positive-going edge		0.8		V		
V <sub>ZCDTth</sub>	Triggering voltage threshold	Negative-going edge		0.6		V		
I <sub>ZCD</sub>	Internal pull-up	c0/0		-2		μΑ		
_	Turn-on inhibit time after	V <sub>ZCD</sub> < 1 V		6.3		μs		
T <sub>BLANK</sub>	MOSFET's turn-off	V <sub>ZCD</sub> >1 V		2.5		μs		
Current lim	itation	tion						
I <sub>Dlim</sub>	Max drain current limitation	$V_{FB} = 4 \text{ V},$ $I_{ZCD} = -10 \mu\text{A}$ $T_{J} = 25 ^{\circ}\text{C}$	0.38	0.4	0.42	А		
.01	Coft ataut time	VIPER15L			3.5	ms		
t <sub>SS</sub>	Soft start time	VIPER15H			4.2	ms		
KO.	Start up time	VIPER15L	7.5		15	ms		
t <sub>SU</sub>	Start up time	VIPER15H	9.5		18	ms		
T <sub>ON_MIN</sub>	Minimum turn ON time		220	400	480	ns		
td	Propagation delay			100		ns		
t <sub>LEB</sub>	Leading edge blanking			300		ns		
I <sub>D_BM</sub>	Peak drain current during burst mode	V <sub>FB</sub> = 0.6 V		90		mA		
Overcurren	t protection (2 <sup>nd</sup> OCP)							
I <sub>DMAX</sub>	Second overcurrent threshold			0.6		Α		
Overvoltage	protection							
V <sub>OVP</sub>	Overvoltage protection threshold		3.8	4.2	4.6	٧		
T <sub>STROBE</sub>	Overvoltage protection strobe time			2.2		μS		
		· · · · · · · · · · · · · · · · · · ·		•				

VIPER15 Electrical data

Table 8. Controller section (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Oscillator se	ection					
F	Internal frequency limit	VIPER15L	122	136	150	kHz
F <sub>OSClim</sub>	Internal frequency limit	VIPER15H	200	225	250	kHz
_	Starter frequency	V <sub>FB</sub> =1 V, V <sub>ZCD</sub> <v<sub>ZCDT th t<t<sub>SU</t<sub></v<sub>		1/4 F <sub>OSClim</sub>		kHz
F <sub>STARTER</sub>	Starter frequency	V <sub>FB</sub> =1 V, V <sub>ZCD</sub> <v<sub>ZCDT th t&gt;t<sub>SU</sub></v<sub>		1/8 F <sub>OSClim</sub>	S	kHz
F <sub>OSCmin</sub>		VFB = 1 V, V <sub>ZCD</sub> >V <sub>ZCDA_th</sub>		1/64 F <sub>OSClim</sub>		kHz
Brown-out p	own-out protection					
$V_{BRth}$	Brown-out threshold	Voltage falling	0.41	0.45	0.49	٧
V <sub>BRhyst</sub>	Voltage hysteresis above V <sub>BRth</sub>	Violate rising		50		mV
I <sub>BRhyst</sub>	Current hysteresis	60/	7		12	μА
V <sub>BRclamp</sub>	Clamp voltage	I <sub>BR</sub> = 250 μA		3		V
V <sub>DIS</sub>	Brown-out disable voltage		50		150	mV
Thermal shu	tdown				•	
T <sub>SD</sub>	Thermal shutdown temperature		150	160		°C
OD				30		°C

Electrical data VIPER15

Figure 4. Minimum turn-on time test circuit




Figure 5. Brown-out threshold test circuits





Figure 6. OVP threshold test circuits



Note: Adjust  $V_{DD}$  above  $V_{DDon}$  start-up threshold before settings to 14 V

# 5 Typical electrical characteristics

Figure 7. Current limit vs T<sub>J</sub>

1.02
1.00
1.00
0.98
0.96
0.94
-50.00
0.00
50.00
100.00
150.00
TJ [C]

Figure 8. Drain start voltage vs T<sub>J</sub>




Figure 9. HFB vs T<sub>J</sub>

1.20
1.10
1.00
0.90
0.80
0.70
-50
0
50
100
150

Figure 10. Brown-out threshold vs T<sub>J</sub>







Figure 11. Brown-out hysteresis vs T<sub>J</sub>








577

Figure 13. Operating supply current (no switching) vs T<sub>J</sub>

Figure 14. Operating supply current (switching) vs T<sub>J</sub>







Figure 15.  $V_{ZCD}$  vs  $I_{ZCD}$ 

Figure 16. Current limit vs I<sub>ZCD</sub>








Figure 17. Power MOSFET on-resistance Figure 18. Power MOSFET break down vs  $T_J$  voltage vs  $T_J$ 





12/40 Doc ID 15455 Rev 5

Normal operation




Figure 19. Thermal shutdown

Normal operation -

Obsolete Product(s) Obsolete P

577

Typical circuits VIPER15

# 6 Typical circuits

Figure 20. Min-features QR flyback application





Figure 21. Full-features QR flyback application



## 7 Operation description

VIPER15 is a high-performance low-voltage PWM controller IC with an 800 V, avalanche rugged power section.

The controller includes the current-mode PWM logic and the ZCD (zero current detect) circuit for QR operation, the start-up circuitry with soft-start feature, an oscillator for frequency foldback function, the current limit circuit with adjustable set point, the second overcurrent circuit, the burst mode management circuit, the brown-out circuit, the UVLO circuit, the auto-restart circuit and the thermal shutdown circuit.

The current limit set-point is set by the ZCD pin. The burst mode operation guaranties high performance in the stand-by mode and helps in the energy saving norm accomplishment

All the fault protections are built in auto-restart mode with very low repetition rate to prevent IC's over heating.

### 7.1 Power section and gate driver

The power section is implemented with an avalanche ruggedness N-channel MOSFET, which guarantees safe operation within the specified energy rating as well as high dv/dt capability. The power section has a BV<sub>DSS</sub> of 800 V min. and a typical R<sub>DS(on)</sub> of 20  $\Omega$  at 25 °C.

The integrated SenseFET structure allows a virtually loss-less current sensing.

The gate driver is designed to supply a controlled gate current during both turn-on and turn-off in order to minimize common mode EMI. Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the Power section cannot be turned on accidentally.

## 7.2 High voltage startup generator

The HV current generator is supplied through the DRAIN pin and it is enabled only if the input bulk capacitor voltage is higher than  $V_{DRAIN\_START}$  threshold, reported on *Table 7 on page 7*. When the HV current generator is ON, the  $I_{DDch}$  current (see *Table 7 on page 7*) is delivered to the capacitor on the  $V_{DD}$  pin. In case of Auto-restart mode after a fault event, the  $I_{DDch}$  current is reduced to 0.6 mA, in order to have a slow duty cycle during the restart phase.

### 7.3 Power-up description

If the input voltage rises up till the device start level, VDRAIN\_START, the VDD voltage begins to grow due to the  $I_{DDch}$  current (see *Table 7 on page 7*) coming from the internal high voltage start-up circuit. If the  $V_{DD}$  voltage reaches the  $V_{DDon}$  threshold (See *Table 7 on page 7*) the power MOSFET starts switching and the HV current generator is turned OFF, see *Figure 23 on page 17*.

The IC is powered by the energy stored in the capacitor on the VDD pin,  $C_{VDD}$ , until when the self-supply circuit (typically an auxiliary winding of the transformer and a steering diode) develops a voltage high enough to sustain the operation.

C<sub>VDD</sub> capacitor must be sized enough to avoid fast discharge and keep the needed voltage value higher than V<sub>DDoff</sub> threshold. In fact, a too low capacitance value could terminate the switching operation before the controller receives any energy from the auxiliary winding.

The following formula can be used for the V<sub>DD</sub> capacitor calculation:

#### **Equation 1**

d for the 
$$V_{DD}$$
 capacitor calculation: 
$$C_{VDD} = \frac{I_{DDch} \cdot t_{SSaux}}{V_{DDon} - V_{DDoff}}$$
 the steady state of the auxiliary voltage. This tin

The t<sub>SSaux</sub> is the time needed for the steady state of the auxiliary voltage. This time is estimated by applicator according to the output stage configurations (transformer, output capacitances, etc.).

During normal operation, the power MOSFET is switched ON immediately after transformer demagnetization, detected by the VIPER15, through the voltage  $V_{ZCD}$  sensed on the ZCD pin. At power up the initial output voltage is zero and then the voltage  $V_{ZCD}$  is not high enough to correctly arm the internal ZCD circuit. In this case, the power MOSFET is turned ON with a fixed frequency determined by the internal oscillator. This fixed switching frequency is  $F_{STARTER}$  (see *Table 8 on page 8*). As soon as the voltage on ZCD pin is able to arm the ZCD circuit (i.e. its positive value exceeds  $V_{ZCDAth}$ ), the turn-on of the power MOSFET is driven by this circuit and is no more related to the internal oscillator (except for the frequency fold-back function).


The start-up phase is managed by a dedicated internal logic and is activated every time the device exits from UVLO because the  $V_{DD}$  voltage exceeds the threshold  $V_{DDon}$ . An internal timing ( $t_{SU}$ , see *Table 8 on page 8*) defines the end of the start-up phase.

During the first part of the start-up phase soft start takes place: the drain peak current is increased cycle-by-cycle from zero as far as the maximum value,  $I_{Dlim}$ , (see *Figure 24* or *Figure 25 on page 18*). The duration of soft-start is  $t_{SS}$ , ( $t_{SS} < t_{SU}$ , see *Table 8 on page 8*),


During soft-start and until the output voltage reaches its regulated value, the feedback loop is open. To prevent an improper activation of the OLP function (see the *Section 7.13 on page 28*) during soft-start and until the start-up phase is over  $(t = t_{SU})$ , the feedback voltage is clamped at  $V_{FBlin.}$  (see *Figure 24 on page 18*).


In this way, the feedback voltage can exceed  $V_{FBlin}$  and ramp up as far as the overload threshold,  $V_{FBolp}$  (see *Figure 25 on page 18*), which would activate the OLP function, only at the end of the start-up phase (t >  $t_{SU}$ ) if the output voltage is still below the regulated value.

As soon as the output voltage reaches the regulated value, the regulation loop takes over and the drain current is regulated below its limit, I<sub>Dlim</sub>, by the feedback voltage, which settles



at a value lower than the threshold V<sub>FBlin</sub>









Figure 24. Timing diagram: Start-up phase and soft start (case 1)





### 7.4 Power-down description

At converter power-down, the system loses regulation as soon as the input voltage is so low that the peak current limitation is reached. The  $V_{DD}$  voltage drops and when it falls below the  $V_{DDoff}$  threshold the power MOSFET is switched OFF, the energy transfers to the IC is interrupted and consequently the  $V_{DD}$  voltages decreases, see *Figure 23 on page 17*. Later, if the  $V_{IN}$  is lower than the threshold  $V_{DRAIN\_START}$ , the start-up sequence is inhibited and the power-down completed. This feature is useful to prevent converter's restart attempts and ensures monotonic output voltage decay during the system power-down.

### 7.5 Auto-restart description

If after a converter power-down, the VIN is higher than  $V_{DRAIN\_START}$ , the power-up sequence is not inhibited and will be activated only when the  $V_{DD}$  voltage drops down the  $V_{DD(RESTART)}$  threshold (reported on *Table 7 on page 7*). This means that the HV start-up current generator restarts the  $V_{DD}$  capacitor charging only when the  $V_{DD}$  voltage drops below  $V_{DD(RESTART)}$ . The scenario above described is for instance a power-down because of a fault condition. After a fault condition, the charging current,  $I_{DDch}$ , is reduced to 0.6 mA instead of 3 mA of the normal power-up converter phase. This feature together with the low  $V_{DD(RESTART)}$  threshold (reported on *Table 7 on page 7*) ensures that, after a fault, the restart attempts of the IC has a very long repetition rate and the converter works safely with extremely low power throughput. The *Figure 26* shows the IC behavioral after a short-circuit event.




Figure 26. Timing diagram: behavior after short-circuit

### 7.6 Quasi-resonant operation

The control core of the VIPER15 is a current-mode PWM controller with a the zero current detection circuit designed for Quasi-Resonant (QR) operation, a technique that provides the benefits of minimum turn-on losses, low EMI emission and safe behavior in case of short-circuit. At heavy load the converter operates in quasi-resonant mode: operation lies in synchronizing MOSFET's turn-on to the transformer's demagnetization by detecting the resulting negative-going edge of the voltage across any winding of the transformer. The system works close to the boundary between discontinuous (DCM) and continuous conduction (CCM) of the transformer and the switching frequency will be different for different line/load conditions. See the hyperbolic-like portion reported in *Figure 27 on page 21*.

At medium/ light load, depending also from the converter input voltage, the device enters in Valley-skipping mode. The internal oscillator, synchronized to MOSFET's turn-on, defines the maximum operating frequency of the converter, F<sub>OSClim</sub>.

The VIPER15 is available as type 'L' or type 'H', depending from the value of  $F_{OSClim}$ , see *Table 8 on page 8*. During the normal operation the converter works with a frequency below  $F_{OSClim}$ , so the 'L' type is suitable for application where the priority is on the EMI filter minimization. The 'H' type is suitable when an extended QR operation range is a plus or the priority is the transformer size reduction.

As the load is reduced, and the switching frequency tends to exceeds the limit F<sub>OSClim</sub>, MOSFET's turn-on will not any more occur on the first valley but on the second one, the third one and so on, see *Figure 29 on page 22*. In this way a "frequency clamp" effect is achieved, piecewise linear portion in *Figure 27 on page 21*.

When the load is extremely light or disconnected, the converter enters in burst mode operation, see the relevant *Section 7.14 on page 32*. Decreasing the load will then result in frequency reduction, which can go down even to few hundred hertz, thus minimizing all frequency-related losses and making it easier to comply with energy saving regulations or recommendations. Being the peak current low enough, no issue of audible noise.

The above mentioned way of operation is based on the ZCD pin. This pin is the input of the integrated ZCD circuit which allows the power section turn-on at the end of the transformer demagnetization. The input signal for the ZCD is obtained as a partition of the auxiliary voltage used to supply the device, see *Figure 28 on page 21*.

When the integrated triggering circuit senses the negative going edge of the voltage  $V_{ZCD}$ , going below the threshold  $V_{ZCDTth}$ , the power MOSFET is turned on with a delay that helps to achieve the minimum drain-source voltage during the switch on. The mentioned triggering circuit has to be previously armed by a positive going edge of the voltage  $V_{ZCD}$ , exceeding the threshold  $V_{ZCDAth}$ . See the *Table 8 on page 8*.

After the MOSFET turn-off there is a typical noise generated by the transformer's leakage inductance resonance ringing and coupled with the ZCD pin. The blanking time,  $T_{BLANK}$ , helps to filter this noise avoiding false triggers of the ZCD circuit.

Quasi-Resonant Mode without frequency Fold-back Feature

Burst Mode


Valley Skipping Mode

Quasi-Resonant Mode

AM02155/1

Figure 27. Switching frequency vs output load






### 7.7 Frequency foldback function and valley skipping mode

The switching frequency, in Quasi Resonant mode, is not fixed and it depends on both the load and the converter's input voltage. The switching frequency increases when the load decreases, or when the input voltage mains increases, and vice versa. In principle it could reach an infinite value. To avoid that, the VIPER15 taps the maximum switching frequency of the application by its control logic.

The frequency limit is realized with an internal oscillator switching at 136 kHz for VIPER15L or at 225 kHz for the VIPER15H, sees the parameter F<sub>OSClim</sub> on *Table 8 on page 8*. This oscillator is synchronized with power MOSFET turn-on. When the power MOSFET is off, if the first negative-going edge voltage of the ZCD pin, resulting from transformer's demagnetization, appears after at least one oscillator cycle has been completed, the MOSFET is turned ON and the oscillator re-synchronized.

Otherwise, if the first negative-going edge voltage appears before completing one oscillator cycle, the signal is ignored. Due to the ringing of the drain voltage, the ZCD pin will experience another positive-going edge voltage that arms the circuit and a subsequent negative-going edge voltage. Again, if this appears before the oscillator cycle is complete, it is ignored, otherwise the MOSFET is turned ON and the oscillator re-synchronized. In this way, one or more drain ringing cycles will be skipped (*Figure 29 on page 22* shows the so called "valley-skipping mode") and the switching frequency will be prevented from exceeding the limit F<sub>OSClim</sub>.

Figure 29. Drain ringing cycle skipping as the load is progressively reduced



When the system operates in valley skipping-mode, uneven switching cycles may be observed under some line/load conditions, due to the fact that the OFF-time of the power MOSFET is allowed to change with discrete steps of one ringing cycle, while the OFF-time needed for cycle-by-cycle energy balance could fall in between. Thus one or more longer switching cycles will be compensated by one or more shorter cycles and vice versa. This mechanism is natural and there is no appreciable effect on the converter's performances and on its output voltage.

The operation described so far does not consider the blanking time  $T_{BLANK}$  after power MOSFET's turn OFF. Actually  $T_{BLANK}$  does not come into play as long as the following condition is met:

#### **Equation 2**

$$D \leq 1 - \frac{T_{BLANK}}{T_{OSC lim}} = 1 - T_{BLANK} \bullet F_{OSC lim}$$

where D is the MOSFET duty cycle. If this condition is not met, the time during which MOSFET's turn-ON is inhibited is extended beyond  $T_{OSClim}$  by a fraction of  $T_{BLANK}$ . As a consequence, the maximum switching frequency will be a little lower than the internal limit set by the oscillator and valley-skipping mode will take place slightly earlier than expected.

22/40 Doc ID 15455 Rev 5

### 7.8 Double blanking time

The blanking time,  $T_{BLANK}$ , can have two different values: the lower one is 2,5  $\mu$ s (typical value) and the higher one is 6,3  $\mu$ s (typical value). The value is linked to the voltage  $V_{ZCD}$ , sampled during the time  $T_{STROBE}$  defined as for the overvoltage protection (see the relevant Section 7.11 on page 26). The time  $T_{BLANK}$  has the lower value if is detected  $V_{ZCD}$  < 1V or it has the higher value if is detected  $V_{ZCD}$  > 1V, refer to Table 8 on page 8 and Figure 30 on page 23.

The higher value of the blanking time is normally activated during the start-up phase or in case of output short-circuit; when the output voltage of the converter is quite lower than the regulated value. In this condition can happens that during the demagnetization of the transformer, the  $V_{ZCD}$  is very close to the arming and triggering thresholds ( $V_{ZCDAth}$  and  $V_{ZCDTth}$ ) and the ZCD circuit can be erroneously trigged, leading the system to work at higher frequency and in continuous mode. This false trigger is inhibited by the selection of the higher value of  $T_{BLANK}$  when  $V_{ZCD}$  is lower than 1 V.

During the normal operation, in steady state condition, the voltage  $V_{ZCD}$  during the demagnetization is higher than 1V and the selected  $T_{BLANK}$  value is the lower one. The *Figure 30* shows the typical waveforms during the power up and the linked  $T_{BLANK}$  selection.




Figure 30. Double T<sub>BLANK</sub> timing diagram

#### 7.9 Starter

If the amplitude of the voltage on ZCD pin at the end of one oscillator cycle is smaller than the  $V_{ZCDAth}$  arming threshold, in which case MOSFET's turn-ON could not be triggered, the system would stop.

This is what normally happens during converter's power-up or under overload/short-circuit conditions.

During the converter's startup phase, the voltage on ZCD pin is not high enough to arm the triggering circuit. Thus, the converter operates at a fixed frequency, F<sub>STARTER</sub> (see *Table 8 on page 8*). As the voltage developed across the auxiliary winding becomes high enough to arm the ZCD circuit, MOSFET's turn-ON is locked to transformer demagnetization, hence setting up quasi-resonant operation.

As protection, in case the ZCD voltage is permanently above the threshold  $V_{ZCDAth}$ , the switching frequency is reduced to the minimum value,  $F_{OSCmin}$ , reported on *Table 8 on page 8*.

### 7.10 Current limit set point and feed-forward option

The VIPER15 is a current mode converter and the drain current is limited cycle by cycle according to the FB pin voltage value that is related with the feedback loop response and the load. When the drain current, sensed by the integrated Sense-FET, reaches the current limitation, after the internal propagation delay, the MOSFET is switched OFF. The current limitation cannot exceed a certain value, I<sub>Dlim</sub>, that can be adjusted acting on the current sunk from the ZCD pin during MOSFET's ON-time.

Usually a resistor,  $R_{LIM}$ , connected from ZCD pin to ground is used to fix this sunk current and then the peak drain current set-point: the lower the resistor is, the lower  $I_{Dlim}$  will be.

For a QR fly-back converter the power capability strongly depends on the input voltage. In wide-range applications at maximum line the power capability can be more than twice the value at minimum line, as shown by the upper curve in the diagram of *Figure 31 on page 25*. To reduce this dependence, the current limit  $I_{Dlim}$  has to be reduced according to the increment of the input voltage, implementing the so called line feed-forward. It's realized with a resistor,  $R_{FF}$  connected between the ZCD pin and the auxiliary winding, see the *Figure 32 on page 26*. Since the voltage across the auxiliary winding during MOSFET's on-time is proportional to the input voltage through the auxiliary-to-primary turns ratio  $N_{AUX}/N_{P}$  a current proportional to the input voltage is sunk from the ZCD pin, thus lowering the overcurrent set point.




Figure 31. Typical power capability vs input voltage in quasi-resonant converter's

In order to proper select the value of the resistance  $R_{FF}$  (see *Figure 32 on page 26*), once are known the proper  $I_{Dlim}$  set points at minimum and at the maximum converter input voltage. The following approximated formula calculates the value of the resistor  $R_{FF}$ 

#### **Equation 3**

$$R_{FF} = \frac{V_{in\_max} - V_{in\_min}}{n_{aux} \cdot (I_{ZCD1} - I_{ZCD2})}$$

Where:

- V<sub>in Max</sub> and V<sub>in min</sub> are the maximum and minimum converter rectified input voltage
- n<sub>aux</sub> is the primary to auxiliary winding turn ratio
- I<sub>ZCD1</sub>, and I<sub>ZCD2</sub> are the currents needed to sink from the ZCD pin, in order to obtain
  the selected I<sub>Dlim</sub> set points, respectively at V<sub>in\_max</sub> and V<sub>in\_min</sub>, the graph I<sub>Dlim</sub> vs I<sub>ZCD</sub>
  current is reported on *Figure 16 on page 12*).

The  $R_{LIM}$  Value can be calculated from the following formula knowing the  $R_{FF}$  value:

#### **Equation 4**

$$R_{LIM} = Max \left( \frac{V_{ZCD1}}{I_{ZCD1} - \frac{V_{in\_min}}{n_{aux}} + V_{ZCD1}}, \frac{V_{ZCD2}}{I_{ZCD2} - \frac{V_{in\_max}}{n_{aux}} + V_{ZCD2}} \right)$$

Where:

 $V_{ZCD1}$  and  $V_{ZCD2}$  are the ZCD pin voltages when the sunk current is  $I_{ZCD1}$  and  $I_{ZCD2}$  respectively (see *Figure 15 on page 12*).

Operation description VIPER15




Figure 32. ZCD pin typical external configuration

### 7.11 Overvoltage protection (OVP)

The VIPER15 has integrated the logic for the monitor of the output voltage using as input signal the voltage  $V_{ZCD}$  during the OFF time of the power MOSFET. This is the time when the voltage from the auxiliary winding tracks the output voltage, through the turn ratio  $N_{AUX}/N_{SEC}$ .

The ZCD pin has to be connected to the auxiliary winding through the diode  $D_{OVP}$  and the resistors  $R_{OVP}$  and  $R_{LIM}$  as shows the *Figure 32 on page 26*. When, during the OFF time, the voltage  $V_{ZCD}$  exceeds, four consecutive times, the reference voltage  $V_{OVP}$  (reported on *Table 8 on page 8*) the overvoltage protection will stop the power MOSFET and the converter enters the auto-restart mode.

In order to bypass the noise after the turn off of the power MOSFET, the voltage  $V_{ZCD}$  is sampled inside a short-window after the time  $T_{STROBE}$ , see the *Table 8 on page 8* and *Figure 33 on page 27*. The sampled signal, if higher than  $V_{OVP}$  trigger the internal OVP digital signal and increments the internal counter. The same counter is reset every time the signal OVP is not triggered in one oscillator cycle.

Referring to the Figure 32, the resistors divider ratio k<sub>OVP</sub> will be given by:

#### **Equation 5**

$$k_{OVP} = \frac{V_{OVP}}{\frac{N_{AUX}}{N_{SEC}} \cdot (V_{OUTOVP} + V_{DSEC}) - V_{DAUX}}$$

#### **Equation 6**

$$k_{OVP} = \frac{R_{LIM}}{R_{LIM} + R_{OVP}}$$

#### Where:

- V<sub>OVP</sub> is the OVP threshold (see *Table 8 on page 8*)
- V<sub>OUT OVP</sub> is the converter output voltage value to activate the OVP (set by designer) designer
- N<sub>AUX</sub> is the auxiliary winding turns
- N<sub>SEC</sub> is the secondary winding turns
- V<sub>DSEC</sub> is the secondary diode forward voltage
- V<sub>DAUX</sub> is the auxiliary diode forward voltage
- R<sub>OVP</sub> together R<sub>LIM</sub> make the output voltage divider


Than, fixed  $R_{LIM}$ , according to the desired  $I_{Dlim}$ , the  $R_{OVP}$  can be calculating by:

#### **Equation 7**

$$R_{OVP} = R_{LIM} \times \frac{1 - k_{OVP}}{k_{OVP}}$$

The resistor values will be such that the current sourced and sunk by the ZCD pin be within the rated capability of the internal clamp.

Figure 33. OVP timing diagram



### 7.12 Summary on ZCD pin

Referring to the *Figure 32 on page 26*, the circuitry connected to the ZCD pin enables to implement the following functions:

- 1. Current limit, IDlim, set point
- 2. Line feed-forward compensation
- 3. Output overvoltage protection (OVP)
- 4. Zero current detection for QR operation

Chosen  $R_{\text{LIM}},\,R_{\text{FF}}$  and  $R_{\text{OVP}}$  as described in previous paragraphs this function are automatically defined.

*Table 9* refers to the *Figure 32* and list the external resistance combinations needed to activate one or more functions associated to the ZCD pin.

Function / component	R <sub>LIM</sub>	R <sub>OVP</sub>	$R_{FF}$	D <sub>OVP</sub>
I <sub>Dlim</sub> set point	See Equation 4	Required for ZCD	Not required	Yes
OVP	22 kΩ	See Equation 7	Not required	Yes
Line feed-forward	22 kΩ	Required for ZCD	See Equation 3	Yes
I <sub>Dlim</sub> set point and OVP	See Equation 4 with $R_{FF} = \infty$	See Equation 7	Not required	Yes
OVP and line feed-forward	22 kΩ	See Equation 7	See Equation 3	Yes
I <sub>Dlim</sub> set point and line feed-forward	See Equation 4	Required for ZCD	See Equation 3	Yes
I <sub>Dlim</sub> reduction+ OVP + Line feed-forward	See Equation 4	See Equation 7	See Equation 3	Yes

Table 9. ZCD pin configurations

## 7.13 Feedback and overload protection (OLP)

The feedback pin (FB) controls the PWM operation, enters the burst mode and manages the delayed overload protection.

The thresholds  $V_{FBbm}$  and  $V_{FBlin}$  (reported on *Table 8 on page 8*) are respectively the low and the high limit of the PWM operations, where the drain current is sensed trough the integrated resistor  $R_{SENSE}$  and applied to the comparator PWM. The PWM logic turns OFF the power MOSFET as soon as the sensed voltage is equal to the voltage applied to the FB pin and trough the integrated resistors network, see the *Figure 2 on page 4* and *Figure 20 on page 14*.

As shows the IC block diagram reported in *Figure 2 on page 4*, in parallel with the PWM comparator there is the OCP comparator that limits the drain current as maximum to the value I<sub>Dlim</sub>, reported on *Table 8 on page 8*.

In case of higher load the voltage  $V_{FB}$  increases, when it reaches the threshold  $V_{FBlin}$  the drain current is limited to  $I_{Dlim}$  and the internal current starts the charge of the capacitor  $C_{FB}$ . As soon as the voltage  $V_{FB}$  reaches the threshold  $V_{FBolp}$ , see *Figure 36 on page 31*, the protection turns off the IC. After, the auto-restart mode is activated using the low value of the current  $I_{DDch}$ , see *Table 7 on page 7*.

The time, from the high load detection,  $V_{FB} = V_{FBlin}$ , to the overload turn-off,  $V_{FB} = V_{FBolp}$ , depends from the value of the capacitor  $C_{FB}$  and from the internal charge current,  $I_{FB}$ . The OLP delay time can be calculating by the formula:

#### **Equation 8**

$$T_{OLP-delay} = C_{FB} \times \frac{V_{FBolp} - V_{FBlin}}{3\mu A}$$

The current,  $I_{FB}$ , is 3  $\mu$ A as minimum value. The components connected to the FB pin are also a part of the compensation loop, so they have to be selected taking into account the proper delay and loop stability consideration. The *Figure 34 on page 30* and *Figure 35 on page 30* show two different feedback networks.

In the *Figure 33 on page 27*, the capacitor, C<sub>FB</sub>, connected to FB pin is used as part of the circuit to compensate the feedback loop but also as element to delay the OLP shut down owing to the time needed to charge the capacitor (see the *Equation 8*).

After the start-up time, t<sub>SU</sub>, during which the feedback voltage is fixed at V<sub>FBlin</sub>, the output capacitor could not be at its nominal value and the controller interpreter this situation as an overload condition. In this case, the OLP delay helps to avoid an incorrect device shut down during the start-up. See the relevant *Section 7.3 on page 16*.

Owing to the above considerations, the OLP delay time must be long enough to by-pass the initial output voltage transient and check the overload condition only when the output voltage is in steady state. The output transient time depends from the value of the output capacitor and from the load.

When the value of the  $C_{FB}$  capacitor calculated for the loop stability is too low and cannot ensure enough OLP delay, an alternative compensation network can be used and it is showed in *Figure 35 on page 30*.

Using this alternative compensation network, two poles ( $f_{PFB}$ ,  $f_{PFB1}$ ) and one zero ( $f_{ZFB}$ ) are introduced by the capacitors  $C_{FB}$  and  $C_{FB1}$  and the resistor  $R_{FB1}$ .

The capacitor  $C_{FB}$  introduces a pole ( $f_{PFB}$ ) at higher frequency than  $f_{ZB}$  and  $f_{PFB1}$ . This pole is usually used to compensate the high frequency zero due to the ESR (Equivalent Series Resistor) of the output capacitance of the fly-back converter.

The mathematical expressions of these poles and zero frequency, considering the scheme in *Figure 35 on page 30* are reported by the equations below:

#### **Equation 9**

$$f_{ZFB} = \frac{1}{2 \cdot \pi \cdot C_{FB1} \cdot R_{FB1}}$$

#### **Equation 10**

$$f_{PFB} = \frac{R_{FB(DYN)} + R_{FB1}}{2 \cdot \pi \cdot C_{FB} \cdot \left(R_{FB(DYN)} \cdot R_{FB1}\right)}$$

30/40

#### **Equation 11**

$$f_{PFB1} = \frac{1}{2 \cdot \pi \cdot C_{FB1} \cdot \left(R_{FB1} + R_{FB(DYN)}\right)}$$

The R<sub>FB(DYN)</sub> is the dynamic resistance seen by the FB pin and reported on *Table 8 on page 8*.

The  $C_{FB1}$  capacitor fixes the OLP delay and usually  $C_{FB1}$  results much higher than  $C_{FB}$ . The *Equation 8 on page 29* can be still used to calculate the OLP delay time but  $C_{FB1}$  has to be considered instead of  $C_{FB}$ . Using the alternative compensation network, the designer can satisfy, in all case, the loop stability and the enough OLP delay time alike.

Figure 34. FB pin configuration (option 1)





Figure 35. FB pin configuration (option 2)






Figure 36. Timing diagram: Overload protection

### 7.14 Burst-mode operation at no load or very light load

When the load decrease the feedback loop reacts lowering the feedback pin voltage. If it falls down the burst mode threshold,  $V_{FBbm}$ , the power MOSFET is not more allowed to be switched on. After the MOSFET stops, as a result of the feedback reaction to the energy delivery stop, the feedback pin voltage increases and exceeding the level,  $V_{FBbm} + V_{FBbmhys}$ , the power MOSFET starts switching again. The burst mode thresholds are reported on *Table 8* and *Figure 37* shows this behavior. Systems alternates period of time where power MOSFET is switching to period of time where power MOSFET is not switching; this device working mode is the burst mode. The power delivered to output during switching periods exceeds the load power demands; the excess of power is balanced from not switching period where no power is processed. The advantage of burst mode operation is an average switching frequency much lower then the normal operation working frequency, up to some hundred of hertz, minimizing all frequency related losses. During the burst-mode the drain current peak is clamped to the level,  $I_{D-BM}$ , reported on *Table 8*.




Figure 37. Burst mode timing diagram, light load management


### 7.15 Brown-out protection

Brown-out protection is a not-latched shutdown function activated when a condition of mains under voltage is detected. The Brown-out comparator is internally referenced to  $V_{BRth}$  threshold, see *Table 8 on page 8*, and disables the PWM if the voltage applied at the BR pin is below this internal reference. Under this condition the power MOSFET is turned off. Until the Brown out condition is present, the  $V_{DD}$  voltage continuously oscillates between the  $V_{DDon}$  and the UVLO thresholds, as shown in the timing diagram of *Figure 38 on page 33*. A voltage hysteresis is present to improve the noise immunity.

The switching operation is restarted as the voltage on the pin is above the reference plus the before said voltage hysteresis. See *Figure 5 on page 10*.

The Brown-out comparator is provided also with a current hysteresis,  $I_{BRhyst}$ . The designer has to set the rectified input voltage above which the power MOSFET starts switching after brown out event,  $V_{INon}$ , and the rectified input voltage below which the power MOSFET is switched off,  $V_{INoff}$ . Thanks to the  $I_{BRhyst}$ , see *Table 8 on page 8*, these two thresholds can be set separately.

32/40 Doc ID 15455 Rev 5



Brown-out protection: BR external setting and timing diagram

Fixed the  $V_{INon}$  and the  $V_{INoff}$  levels, with reference to Figure 38, the following relationships can be established for the calculation of the resistors R<sub>H</sub> and R<sub>L</sub>:

#### **Equation 12**

$$R_L = -\frac{V_{BRhyst}}{I_{BRhyst}} + \frac{V_{INon} - V_{INoff} - V_{BRhyst}}{V_{INoff} - V_{BRth}} \times \frac{V_{BRth}}{I_{BRhyst}}$$

## **Equation 13**

$$R_{H} = \frac{V_{INon} - V_{INoff} - V_{BRhyst}}{I_{BRhyst}} \times \frac{R_{L}}{R_{L} + \frac{V_{BRhyst}}{I_{BRhyst}}}$$

Josolete Josolete For a proper operation of this function,  $V_{IN\ on}$  must be less than the peak voltage at minimum mains and  $V_{IN\ off}$  less than the minimum voltage on the input bulk capacitor at minimum mains and maximum load.

> The BR pin is a high impedance input connected to high value resistors, thus it is prone to pick up noise, which might alter the OFF threshold when the converter operates or gives origin to undesired switch-off of the device during ESD tests.

It is possible to bypass the pin to ground with a small film capacitor (e.g. 1-10 nF) to prevent any malfunctioning of this kind.

If the brown-out function is not used the BR pin has to be connected to GND, ensuring that the voltage is lower than the minimum of V<sub>DIS</sub> threshold (50 mV, see *Table 8*). In order to enable the brown-out function the BR pin voltage has to be higher than the maximum of V<sub>DIS</sub> threshold (150 mV, see *Table 8*).

## 7.16 2<sup>nd</sup> level overcurrent protection and hiccup mode

The VIPER15 is protected against short-circuit of the secondary rectifier, short-circuit on the secondary winding or a hard-saturation of fly-back transformer. Such as anomalous condition is invoked when the drain current exceed the threshold I<sub>DMAX</sub>, see *Table 8 on page 8*.

To distinguish a real malfunction from a disturbance (e.g. induced during ESD tests) a "warning state" is entered after the first signal trip. If in the subsequent switching cycle the signal is not tripped, a temporary disturbance is assumed and the protection logic will be reset in its idle state; otherwise if the I<sub>DMAX</sub> threshold is exceeded for two consecutive switching cycles a real malfunction is assumed and the power MOSFET is turned OFF.

The shutdown condition is latched as long as the device is supplied. While it is disabled, no energy is transferred from the auxiliary winding; hence the voltage on the  $V_{DD}$  capacitor decays till the  $V_{DD}$  under voltage threshold ( $V_{DDoff}$ ), which clears the latch.

The start up HV current generator is still off, until  $V_{DD}$  voltage goes below its restart voltage,  $V_{DD(RESTART)}$ . After this condition the  $V_{DD}$  capacitor is charged again by 600  $\mu$ A current, and the converter switching restarts if the  $V_{DDon}$  occurs. If the fault condition is not removed the device enters in auto-restart mode. This behavioral results in a low-frequency intermittent operation (Hiccup-mode operation), with very low stress on the power circuit. See the timing diagram of *Figure 39*.




Figure 39. Hiccup-mode OCP: timing diagram

# 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

Table 10. DIP-7 mechanical data

Dim.	mm			
Dilli.	Тур.	Min.	Max.	
А			5.33	
A1		0.38		
A2	3.30	2.92	4.95	
b	0.46	0.36	0.56	
b2	1.52	1.14	1.78	
С	0.25	0.20	0.36	
D	9.27	9.02	10.16	
Е	7.87	7.62	8.26	
E1	6.35	6.10	7.11	
е	2.54			
eA	7.62			
eB			10.92	
r 90,	3.30	2.92	3.81	
M <sup>(1)(2)</sup>	2.508			
N	0.50	0.40	0.60	
N1			0.60	
O <sup>(2)(3)</sup>	0.548			

- 1. Creepage distance > 800 V
- 2. Creepage distance as shown in the 664-1 CEI / IEC standard
- 3. Creepage distance 250 V

Note:

The leads size is comprehensive of the thickness of the leads finishing material.

Dimensions do not include mold protrusion, not to exceed 0,25 mm in total (both side).

Package outline exclusive of metal burrs dimensions.

Datum plane "H" coincident with the bottom of lead, where lead exits body.

Ref. POA mother doc. 0037880

36/40

GAUGE PLANE 0.38 Н A 1 b b2solete |\_e\_| Josole le P Ė1 5 8 (notes 1 - 2)(notes 2

Figure 40. DIP-7 package dimensions

Table 11. SO16 narrow mechanical data

Dim.  A A1 A2 b c D E	0.1 1.25 0.31 0.17	Тур.	Max. 1.75 0.25
A1 A2 b c	1.25 0.31		
A2 b c D	1.25 0.31		0.25
b с D	0.31		
c D			
D	0.17		0.51
			0.25
F	9.8	9.9	10
_	5.8	6	6.2
E1	3.8	3.9	4
е		1.27	
h	0.25	16/	0.5
L	0.4	c0/	1.27
k	0		8
ccc			0.1
olete Prodi	uctle		




Figure 41. SO16 package dimensions

38/40 Doc ID 15455 Rev 5

VIPER15 Revision history

# 9 Revision history

Table 12. Document revision history

	Date	Revision	Changes		
	05-Mar-2009	1	Initial release		
	07-Apr-2009	2	Updated <i>Table 3</i> , <i>Table 6</i> , <i>Table 8</i> , <i>Figure 16</i> , <i>Figure 20</i> and <i>Figure 21</i>		
	20-Jul-2009	3	Updated application paragraph in coverpage and <i>Table 8 on page 8</i>		
	26-Aug-2009	4	Content reworked to improve readability, no technical changes		
	27-Aug-2010	5	Updated Section 7.1, Section 7.15		
27-Aug-2010 5 Updated Section 7.1, Section 7.15					

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

40/40 Doc ID 15455 Rev 5