



# **LED Display**

## **Product Data Sheet**

### **LTM-0305BM-02**

Spec No.: DS30-2003-280

Effective Date: 01/31/2004

Revision: -

**LITE-ON DCC**

**RELEASE**

**BNS-OD-FC001/A4**

**LITE-ON Technology Corp. / Optoelectronics**

No.90,Chien 1 Road, Chung Ho, New Taipei City 23585, Taiwan, R.O.C.

Tel: 886-2-2222-6181 Fax: 886-2-2221-1948 / 886-2-2221-0660

<http://www.liteon.com/opto>

**FEATURES**

- \* 0.4 inch (10.5 mm) DIGIT HEIGHT
- \* NINE-DIGIT, RIGHT HAND DECIMAL
- \* SOLID STATE RELIABILITY
- \* STACKABLE HORIZONTALLY
- \* CATEGORIZED FOR LUMINOUS INTENSITY
- \* 8-STEP DIMMING CIRCUITRY
- \* WIDE VIEWING ANGLE
- \* SERIAL INTERFACE FOR CLOCK, DATA, INPUT, SYROBE PINS
- \* CMOS TECHNOLOGY


**DESCRIPTION**

The LTM-0305BM-02 is a 0.4 inch (10.5 mm) digit display. It has a built-in PT6961 MOS IC. The MOS IC produced with N-channel silicon gate technology. The device is a multi-color applicable display, it uses AlInGaP RED LED chips (AlInGaP epi on GaAs substrate) , AlInGaP YELLOW ORANGE chips (AlInGaP epi on GaAs substrate) , AlInGaP YELLOW LED chips (AlInGaP epi on GaAs substrate) This device is covered with a black pattern film, and packaged with white epoxy.


**DEVICE**

PART NO	DESCRIPTION
MULTI-COLOR	Multiplex with IC driver
LTM-0305BM-02	

## PACKAGE DIMENSIONS



NOTES: All dimensions are in millimeters. Tolerances are 0.25mm(0.01") unless otherwise  
INTERNAL CIRCUIT DIAGRAM



THE SIGN" -  "STANDS FOR ALINGAP YELLOW ORANGE CHIPS.

THE SIGN"  "STANDS FOR ALINGAP RED CHIPS.

THE SIGN<sup>®</sup>  STANDS ALINGAP YELLOW CHIPS.

**PIN CONNECTION**

<b>NO.</b>	<b>CONNECTION</b>
1	GND
2	DOUT
3	CLK
4	STB
5	K3
6	VDD
7	KS4
8	KS3
9	KS2
10	KS1
11	DIN
12	KS5
13	KS6
14	KS7
15	KS8
16	KS9
17	KS10
18	K2
19	K1

P-Gnd	Ground Pin
D <sub>OUT</sub>	Data Output Pin (N-Channel, Open-Drain) This pin outputs serial data at the falling edge of the shift clock.
D <sub>IN</sub>	Data Input Pin This pin inputs serial data at the rising edge of the shift clock (starting from the lower bot)
CLK	Clock Input Pin This pin reads serial data at rising edge and outputs data at the falling edge.
STB	Serial Interface Strobe Pin The data input after the STB has fallen is processed as a command. When this pin is “High”, CLK is ignored.
V <sub>DD</sub>	Power Supply

**ELECTRICAL OPTICAL CHARACTERISTICS AT Ta=25°C****ALINGAP YELLOW**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Average Luminous Intensity	I <sub>v</sub>		4600		ucd	I <sub>P</sub> = 25mA 1/8 DUTY
Peak Emission Wavelength	λ <sub>p</sub>		588		nm	I <sub>F</sub> = 20mA
Spectral Line Half-Width	△ λ		15		nm	I <sub>F</sub> = 20mA
Dominant Wavelength	λ <sub>d</sub>		587		nm	I <sub>F</sub> = 20mA
Luminous Intensity Matching Ratio	I <sub>v</sub> -m			2:1		I <sub>F</sub> = 20mA

**ALINGAP RED**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Average Luminous Intensity	I <sub>v</sub>		4600		ucd	I <sub>P</sub> = 25mA 1/8 DUTY
Peak Emission Wavelength	λ <sub>p</sub>		632		nm	I <sub>F</sub> = 20mA
Spectral Line Half-Width	△ λ		20		nm	I <sub>F</sub> = 20mA
Dominant Wavelength	λ <sub>d</sub>		624		nm	I <sub>F</sub> = 20mA
Luminous Intensity Matching Ratio	I <sub>v</sub> -m			2:1		I <sub>F</sub> = 20mA

**ALINGAP YELLOW ORANGE**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Average Luminous Intensity	I <sub>v</sub>		4600		ucd	I <sub>P</sub> = 25mA 1/8 DUTY
Peak Emission Wavelength	λ <sub>p</sub>		611		nm	I <sub>F</sub> = 20mA
Spectral Line Half-Width	△ λ		17		nm	I <sub>F</sub> = 20mA
Dominant Wavelength	λ <sub>d</sub>		605		nm	I <sub>F</sub> = 20mA
Luminous Intensity Matching Ratio	I <sub>v</sub> -m			2:1		I <sub>F</sub> = 20mA

## FUNCTIONAL DESCRIPTION


### Commands

A command is the first byte (b0 to b7) inputted to PT 6961 via the D<sub>IN</sub> Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to High while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

### Commands 1: Display Mode Setting Commands

The Display Mode Setting Commands determine the number of segments and grids to be used (11 segments, 7 grids).


As stated earlier a command is the first one byte (b0 to b7) transmitted to PT6961 via the D<sub>IN</sub> Pin when STB is LOW. However, for these commands, the bit 3 to bit 6 (b2 to b5) are ignored, bit 7 & bit 8 (b6 to b7) are given a value of 0.



### Commands 2: Data Setting Commands

The Data Setting Commands executes the Data Write or Data Read Modes for PT6961. The data Setting Command, the bits 5 and 6 (b4, b5) are ignored, bit 7 (b6) is given the value of 1 while bit 8 (b7) is given the value of 0. Please refer to the diagram below.

When power is turn ON, bit 4 to bit 1 (b3 to b0) are given the value of 0.






## Commands 3: Address Setting Commands

Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of 00H to 0DH. If the address is set to 0EH or higher, the data is ignored until a valid address is set. When power is turned ON, the address is set at 00H.


Please refer to the diagram below.



## DISPLAY MODE AND RAM ADDRESS


Data transmitted from an external device to PT6961 via the serial interface are stored in the Display RAM and are assigned address. The RAM addresses of PT6961 are given below in 8 bits unit.

SG1	SG4 SG5	SG8 SG9	SG12	
00H <sub>L</sub>	00H <sub>U</sub>	01H <sub>L</sub>		<b>DIG1</b>
02H <sub>L</sub>	02H <sub>U</sub>	03H <sub>L</sub>		<b>DIG2</b>
04H <sub>L</sub>	04H <sub>U</sub>	05H <sub>L</sub>		<b>DIG3</b>
06H <sub>L</sub>	06H <sub>U</sub>	07H <sub>L</sub>		<b>DIG4</b>
08H <sub>L</sub>	08H <sub>U</sub>	09H <sub>L</sub>		<b>DIG5</b>
0AH <sub>L</sub>	0AH <sub>U</sub>	0BH <sub>L</sub>		<b>DIG6</b>
0CH <sub>L</sub>	0CH <sub>U</sub>	0DH <sub>L</sub>		<b>DIG7</b>




## Commands 4: Display Control Commands

The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF( the key scanning is stopped).




**SCANNING AND DISPLAY TIMING**

The Key Scanning and Display Timing diagram is given below. One cycle of key scanning consists of 2 frames. The data of the time are 10x3 matrix is stored in the RAM.



## SCANNING AND DISPLAY TIMING

The following diagram shows the PT6961 serial communication format. The D<sub>OUT</sub> Pin is an N-channel, open drain output pin, therefore, it is highly recommended that an external pull-up resistor( 1KOhms to 10KOhms) must be connected to D<sub>OUT</sub>.




where:  $t_{wait}$ ( waiting time)  $\geq 1\mu s$

It must be noted that when the data is read, the waiting time(  $t_{wait}$  ) between the rising of the eighth clock that has set the command and the falling of the first clock that has read the data is greater or equal to 1us.

## SWITCHING CHARACTERISTIC WAVEFORM

PT6961 Switching Characteristics Waveform is given below.



where:  $PW_{CLK}$  (Clock Pulse Width)  $\geq 400ns$

$t_{setup}$  (Data Setup Time)  $\geq 100ns$

$t_{CLK-STB}$  (Clock-Strobe Time)  $\geq 1\mu s$

$t_{TZH}$  (Rise Time)  $\leq 1\mu s$

$f_{osc}$  = Oscillation Frequency

$t_{TZL} < 1\mu s$

$PW_{STB}$  (Strobe Pulse Width)  $\geq 1\mu s$

$t_{hold}$  (Data Hold Time)  $\geq 100ns$

$t_{THZ}$  (Fall Time)  $\leq 10\mu s$

$t_{PZL}$  (Propagation Delay Time)  $\leq 100ns$

$t_{PLZ}$  (Propagation Delay Time)  $\leq 300ns$

$t_{TLZ} < 10\mu s$


Note: Test condition under

$t_{THZ}$  ( Pull low resistor = 10k ohms, Loading capacitor = 300 pf )

$t_{TLZ}$  ( Pull low resistor = 10k ohms, Loading capacitor = 300 pf )

## APPLICATIONS

Display memory is updated by incrementing address. Please refer to the following diagrams.



where: Command1: Display Mode Setting Command


Command2: Data Setting Command

Command3: Address Setting Command

Data 1 to n: Transfer Display Data( 14 Bytes max.)

Command4: Display Control Command


The following diagram shows the waveforms when updating specific address.



where: Command2: Data Setting Command

Command3: Address Setting Command

Data: Display Data

**RECOMMENDED SOFTWARE PROGRAMMING FLOWCHART**


NOTE: 1. Command1: Display Mode Commands  
 2. Command2: Data Setting Commands  
 3. Command3: Address Setting Commands  
 4. Command4: Display Control Comamnds  
 5. When IC power is applied for the first time, the contents of the Display RAM is not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.

### ABSOLUTE MAXIMUM RATINGS

(Unless otherwise stated, Ta = 25°C, GND = 0 V)

Parameter	Symbol	Ratings	Unit
Supply Voltage	V <sub>DD</sub>	-0.5 to +7	V
Logic Input Voltage	V <sub>I</sub>	-0.5 to V <sub>DD</sub> +0.5	V
Driver Output Current	I <sub>OLGR</sub>	+250	mA
	I <sub>OHSG</sub>	-50	mA
Maximum Driver Output Current/Total	I <sub>TOTAL</sub>	400	mA

### RECOMMENDED OPERATING RANGE

(Unless otherwise stated, Ta = -20 to 70°C, GND = 0 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Logic Supply Voltage	V <sub>DD</sub>	4.5	5	5.5	V
Dynamic Current(see Note)	I <sub>DDdyn</sub>	-	-	5	mA
High-Level Input Voltage	V <sub>IH</sub>	0.8V <sub>DD</sub>	-	V <sub>DD</sub>	V
Low-Level Input Voltage	V <sub>IL</sub>	0	-	0.3 V <sub>DD</sub>	V

Note: Test Condition: Set Display Control Commands = 80H

### RECOMMENDED OPERATING RANGE

(Unless otherwise stated, Ta = -20 to 70°C, GND = 0 V)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
High-Level Output Current	I <sub>OHSG1</sub>	V <sub>O</sub> =V <sub>DD</sub> -2V SG1 to SG12	-20	-25	-40	mA
	I <sub>OHSG2</sub>	V <sub>O</sub> =V <sub>DD</sub> -3V SG1 to SG12	-25	-30	-50	mA
Low-Level Output Current	I <sub>LGR</sub>	V <sub>O</sub> =0.3V GR1 to GR7	100	140		mA
Low-Level Output Current	I <sub>OLDout</sub>	V <sub>O</sub> =0.4V	4			mA
Segment High-Level Output Current Tolerance	I <sub>ToLSG1</sub>	V <sub>O</sub> =V <sub>DD</sub> -3V SG1 to SG12			±5	%
High-Level Input Voltage	V <sub>IH</sub>	-	0.8 V <sub>DD</sub>	-	5	V
Low-Level Input Voltage	V <sub>IL</sub>	-	0	-	0.3 V <sub>DD</sub>	V
Oscillation Frequency	f <sub>osc</sub>	R=51Kohms	350	500	650	kHz