





2.7-V TO 5.5-V LOW-POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

FEATURES

- 12-Bit Voltage Output DAC
- **Programmable Internal Reference**
- **Programmable Settling Time vs Power** Consumption
 - 1 µs in Fast Mode
 - 3.5 µs in Slow Mode
- **Compatible With TMS320**
- Differential Nonlinearity . . . < 0.5 LSB Typ
- Voltage Output Range ... 2x the Reference Voltage
- **Monotonic Over Temperature**

APPLICATIONS

- **Digital Servo Control Loops**
- **Digital Offset and Gain Adjustment**
- **Industrial Process Control**
- **Machine and Motion Control Devices**
- **Mass Storage Devices**

DESCRIPTION

The TLV5639 is a 12-bit voltage output digital-to-analog converter (DAC) with a microprocessor compatible parallel interface. It is programmed with a 16-bit data word containing 4 control and 12 data bits. Developed for a wide range of supply voltages, the TLV5639 can be operated from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. Because of its ability to source up to 1 mA, the internal reference can also be used as a system reference. With its on-chip programmable precision voltage reference, the TLV5639 simplifies overall system design. The settling time and the reference voltage can be chosen by the control bits within the 16-bit data word.


Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.

AVAILABLE OPTIONS

т	Р	ACKAGE			
'A	SOIC (DW)	TSSOP (PW)			
0°C to 70°C	TLV5639CDW	TLV5639CPW			
-40°C to 85°C	TLV5639IDW TLV5639IPW				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.








These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



Terminal Functions

TER	MINAL	L/O/D	DESCRIPTION
NAME	NO.	I/O/P	DESCRIPTION
AGND	14	Р	Ground
CS	18	I	Chip select. Digital input active low, used to enable/disable inputs
D0-D11	1-10, 19, 20	I	Data input
LDAC	16	-	Load DAC. Digital input active low, used to load DAC output
OUT	13	0	DAC analog voltage output
REG	15	I	Register select. Digital input, used to access control register
REF	12	I/O	Analog reference voltage input/output
V_{DD}	11	Р	Positive power supply
WE	17	I	Write enable. Digital input active low, used to latch data



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
Supply voltage (V _{DD} to AGND)		7 V
Reference input voltage range		- 0.3 V to V _{DD} + 0.3 V
Digital input voltage range		- 0.3 V to V _{DD} + 0.3 V
Operating free-air temperature range, T _A	TLV5639C	0°C to 70°C
	TLV5639I	-40°C to 85°C
Storage temperature range, T _{stg}	•	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage V	V _{DD} = 5 V	4.5	5	5.5	V
Supply voltage, V _{DD}	$V_{DD} = 3 V$	2.7	3	3.3	V
Power on threshold voltage, POR		0.55	-	2	V
High level digital input values V	V _{DD} = 2.7 V	2			V
High-level digital input voltage, V _{IH}	V _{DD} = 5.5 V	2.4			V
Low lovel digital input valtage. V	V _{DD} = 2.7 V			0.6	V
Low-level digital input voltage, V _{IL}	V _{DD} = 5.5 V			1	
Reference voltage, V _{ref} to REF terminal	V _{DD} = 5 V ⁽¹⁾	AGND	2.048	V _{DD} -1.5	V
Reference voltage, V _{ref} to REF terminal	$V_{DD} = 3 V^{(1)}$	AGND	1.024	V _{DD} -1.5	V
Load resistance, R _L		2			kΩ
Load capacitance, C _L				100	pF
Operating free air temperature T	TLV5639C	0		70	°C
Operating free-air temperature, T _A	TLV5639I	40		85	C

⁽¹⁾ Due to the x2 output buffer, a reference input voltage ≥ V_{DD/2} causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

POWER	SUPPLY									
	PARAMETER	TEST CONDI	TEST CONDITIONS			MIN	TYP	MAX	UNIT	
				REF	Fast		2.3	2.8	mA	
No load,		\/ - 5 \/	on	Slow		1.3	1.6	mA		
			$V_{DD} = 5 V$	REF	Fast		1.9	2.4	mA	
	Power supply current	No load, All inputs = AGND or V _{DD} , DAC latch = 0x800		off	Slow		0.9	1.2	mA	
IDD			V _{DD} = 3 V	REF	Fast		2.1	2.6	mA	
				on	Slow		1.2	1.5	mA	
				REF	Fast		1.8	2.3	mA	
				off	Slow		0.9	1.1	mA	
	Power down supply current						0.01	1	μΑ	
PSRR	Dower aupply rejection ratio	Zero scale, External reference ⁽¹⁾					60		٩D	
PSKK	Power supply rejection ratio	Full scale, External reference ⁽²⁾					60		dB	

Power supply rejection ratio at zero scale is measured by varying $V_{\rm DD}$ and is given by:

PSRR = 20 log [($E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min)$)/ $V_{DD}max$] Power supply rejection ratio at full scale is measured by varying V_{DD} and is given by: $PSRR = 20 \log [(E_G(V_{DD}max) - E_G(V_{DD}min))/V_{DD}max]$

STATIO	DAC SPECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			12		bits
INL	Integral nonlinearity, end point adjusted	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See note ⁽¹⁾		±1.2	±3	LSB
DNL	Differential nonlinearity	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See note ⁽²⁾		±0.3	±0.5	LSB
Ezs	Zero-scale error (offset error at zero scale)	See note (3)			±12	LSB
E _{ZS} TC	Zero-scale-error temperature coefficient	See note (4)		20		ppm/°C
E _G	Gain error	See note (5)			±0.3	% full scale V
E _G TC	Gain error temperature coefficient	See note ⁽⁶⁾		20		ppm/°C

- (1) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).
- The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- Zero-scale error is the deviation from zero voltage output when the digital input code is zero (see text).
- Zero-scale-error temperature coefficient is given by: E_{ZS} TC = $[E_{ZS}$ (T_{max}) E_{ZS} (T_{min})]/2 V_{ref} × 10⁶/(T_{max} T_{min}). Gain error is the deviation from the ideal output (2 V_{ref} 1 LSB) with an output load of 10 k excluding the effects of the zero-error. Gain temperature coefficient is given by: E_{G} TC = $[E_{G}(T_{max}) E_{G}(T_{min})]/2V_{ref}$ × 10⁶/(T_{max} T_{min}).

OUTPUT SPECIFICATIONS							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vo	Output voltage	$R_L = 10 \text{ k}\Omega$			V _{DD} -0.4	V	
	Output load regulation accuracy	V_{O} = 4.096 V, 2.048 V, R_{L} = 2 k Ω			±0.29	% full scale V	



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

REFERENCE PIN CONFIGURED AS OUTPUT (REF)							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{ref(OUTL)}	Low reference voltage		1.003	1.024	1.045	V	
V _{ref(OUTH)}	High reference voltage	V _{DD} > 4.75 V	2.027	2.048	2.069	V	
I _{ref(source)}	Output source current			•	1	mA	
I _{ref(sink)}	Output sink current		1			mA	
PSRR	Power supply rejection ratio			48		dB	

REFE	RENCE PIN CONFIGURED AS IN	PUT (REF)						
	PARAMETER	TEST CONDIT	IONS		MIN	TYP	MAX	UNIT
VI	Input voltage						V _{DD} - 1.5	V
R _I	Input resistance					10		МΩ
Cı	Input capacitance					5		pF
	Deference input bandwidth	DEE 0.2 V + 4.024 V do	Fast			900		kHz
	Reference input bandwidth	REF = $0.2 V_{pp} + 1.024 V dc$		Slow		500		KΠZ
			10 kHz	Fast		87	-15	dB
			10 KHZ	Slow		77		иь
	Harmonic distortion, reference input	REF = 1 V_{pp} + 2.048 V dc, V_{DD} = 5 V	50141-	Fast		74		dB
	mpat	1 APP = 2 A	$_{D}$ = 5 V $_{D}$ 50 kHz $_{Slov}$	Slow		61		ав
			100 kHz	Fast		66		dB
	Reference feedthrough	REF = 1 V_{pp} at 1 kHz + 1.024 V c	lc, See ⁽¹⁾			80		dB

(1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

DIGIT	DIGITAL INPUTS							
	PARAMETER	TEST CONDITIONS	MIN	TYP M	ΑX	UNIT		
I _{IH}	High-level digital input current	$V_I = V_{DD}$			1	μΑ		
I _{IL}	Low-level digital input current	V _I = 0 V	1			μΑ		
C _i	Input capacitance			8		pF		



OPERATING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{ref} = 2.048 \text{ V}$, and $V_{ref} = 1.024 \text{ V}$, (unless otherwise noted)

ANALOG	OUTPUT DYNAMIC PERFORM	ANCE						
	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT	
	Output settling time, full	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF},$ see note ⁽¹⁾	$R_1 = 10 \text{ k}\Omega$. $C_1 = 100 \text{ pF}$.		1	3		
t _{s(FS)}	scale	see note (1)	Slow		3.5	7	μs	
	Output settling time, code	$R_1 = 10 \text{ k}\Omega, C_1 = 100 \text{ pF},$	Fast		0.5	1.5		
^t s(CC)	to code	see note (2)	Slow		1	2	μs	
SR	Slew rate	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, see note (3)		6	10		1//	
SK	Siew rate	see note (3)	Slow	1.2	1.7		V/µs	
	Glitch energy	DIN = 0 to 1, $f_{CLK} = 100 \text{ kHz}$,	CS = V _{DD}		5		nV-S	
SNR	Signal-to-noise ratio			73	78			
SINAD	Signal-to-noise + distortion	f _s = 480 kSPS,	Id I=	61	67			
THD	Total harmonic distortion	$f_{B} = 400 \text{ kHz}, f_{B} = 20 \text{ kHz}, C_{I} = 100 \text{ pF}$ $f_{out} = 1$ $R_{L} = 10$	κπz,) kΩ,		69	62	dB	
SFDR	Spurious free dynamic range	C _L = 100 pr		63	74			

⁽¹⁾ Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF or 0xFDF to 0x020.

DIGITAL INPUT TIMING REQUIREMENTS

		MIN	NOM	MAX	UNIT
t _{su(CS-WE)}	Setup time, $\overline{\text{CS}}$ low before negative $\overline{\text{WE}}$ edge	15			ns
$t_{su(D)}$	Setup time, data ready before positive WE edge	10			ns
t _{su(R)}	Setup time, REG ready before positive WE edge	20			ns
t _{h(DR)}	Hold time, data and REG held valid after positive $\overline{\text{WE}}$ edge	5			ns
t _{su(WE-LD)}	Setup time, positive WE edge before LDAC low	5			ns
t _{wH(WE)}	Pulse duration, WE high	20	-		ns
t _{w(LD)}	Pulse duration, LDAC low	23	-		ns

⁽²⁾ Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count.

⁽³⁾ Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram



TYPICAL CHARACTERISTICS




Figure 2.







Figure 3.




TYPICAL CHARACTERISTICS (continued)












TYPICAL CHARACTERISTICS (continued)



TOTAL HARMONIC DISTORTION AND NOISE vs FREQUENCY




Figure 9.

POWER DOWN SUPPLY CURRENT




Figure 10.



APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5639 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a speed and power down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

$$2 REF \frac{CODE}{0x1000} [V]$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power-on reset initially puts the internal latches to a defined state (all bits zero).

PARALLEL INTERFACE

The device latches data on the positive edge of $\overline{\text{WE}}$. It must be enabled with $\overline{\text{CS}}$ low. Whether the data is written to the DAC holding latch or the control register depends on REG. REG = 0 selects the DAC holding latch, REG = 1 selects the control register. $\overline{\text{LDAC}}$ low updates the DAC with the value in the holding latch. $\overline{\text{LDAC}}$ is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, there should be approximately a 5 ns delay after the positive $\overline{\text{WE}}$ edge before driving $\overline{\text{LDAC}}$ low.




Figure 11.

DATA FORMAT

The TLV5639 writes data either to the DAC holding latch or to the control register, depending on the level of the REG input.

Data destination:

REG = $0 \rightarrow DAC$ holding latch

REG = $1 \rightarrow$ control register



APPLICATION INFORMATION (continued)

The following table lists the meaning of the bits within the control register:

	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Γ	Χ	Х	Х	Х	Х	Х	Х	REF1	REF0	Х	PWR	SPD
Γ	X ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	X ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾						

(1) Default values

SPD : Speed control bit 1 = fast mode 0 = slow mode

PWR : Power control bit 1 = power down 0 = normal operation

REF1 and REF0 determine the reference source and the reference voltage.

REFERENCE BITS

REF1	REF0	REFERENCE					
0	0	External					
0	1	1.024 V					
1	0	2.048 V					
1	1	External					

If an external reference voltage is applied to the REF pin, external reference must be selected.

LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE END SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 12.




Figure 12. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.



TLV5639 INTERFACED to TMS320C203 DSP

HARDWARE INTERFACE

Figure 13 shows an example of the connection between the TLV5639 and the TMS320C203 DSP. The only other device that is needed in addition to the DSP and the DAC is the 74AC138 address decoding circuit. Using this configuration, the DAC data is at address 0x0084 and the DAC control word is at address 0x0085 within the I/O memory space of the TMS320C203.

 $\overline{\text{LDAC}}$ is tied low so that the output voltage is updated on the rising $\overline{\text{WE}}$ edge.




Figure 13. TLV5639 to TMS320C203 DSP Interface Connection

SOFTWARE

Writing data or control information to the TLV5639 is done using a single command. For example, the line of code which reads:

out 62h, dac_ctrl

writes the contents of address 0x0062 to the I/O address equated to dac_ctrl (0x0085, the address where the DAC control register has been mapped).

The following code shows how to set the DAC up to use the internal reference and operate in FAST mode by a write to the control register. Timer interrupts are then enabled and repeatedly generated every 205 µs to provide a timebase for synchronizing the waveform generation. In this example, the waveform is generated by simply incrementing a counter and outputting the counter value to the DAC data word once every timer interrupt. This results in a saw waveform.



```
; File:
             RAMP.ASM
; Function: ramp generation with TLV5639
; Processors: TMS320C203
; { 1999 Texas Instruments
;----- I/O and memory mapped regs -----
    .include regs.asm
dac_data
.equ
0084h
dac_ctrl
.equ
0085h
;----- vectors ------
     .ps
0h
b
start
INT1
INT23
     b
TIM_ISR
 -----Main Program-----
    .ps
1000h
   .entry
start:
    ldp
#0
; set data page to 0
; disable interrupts
   setc
INTM
; disable maskable interrupts
#Offffh, IFR
    splk
#0004h, IMR
; set up the timer
    splk
#0000h, 60h
    splk
#0042h, 61h
out
61h, PRD
    out
60h, TIM
splk
         62h
#0c2fh,
    out
62h, TCR
      splk
\#0011h, 62h ; set up the DAC
; SPD=1 (FAST mode) and ; REF1=1 (2.048 V internal ref enable)
    out
```



```
62h, dac_ctrl
    clrc
INTM
         ; enable interrupts
; loop forever!
next
  idle
b
   next
----- Interrupt Service Routines-----
INT1:
; do nothing and return
INT23:
ret
; do nothing and return
TIM_ISR:
; timer interrupt handler
    add
#1h
; increment accumulator
sacl
60h
     out
60h, dac_data ; write to DAC
     clrc
intm
          ; re-enable interrupts
    ret
            ; return from interrupt
     .END
```

www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Orderable part number Status		Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TLV5639CDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5639C
TLV5639CDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5639C
TLV5639CPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5639
TLV5639CPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5639
TLV5639IDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5639I
TLV5639IDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5639I
TLV5639IPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5639
TLV5639IPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5639
TLV5639IPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5639
TLV5639IPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5639

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	TLV5639IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 23-May-2025




*All dimensions are nominal

Ì	Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
ı	TLV5639IPWR	TSSOP	PW	20	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV5639CDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5639CDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5639CPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5639CPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5639IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5639IDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5639IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5639IPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated