



3 Volt Advanced+ Stacked Chip Scale Package Memory

28F1602C3, 28F1604C3, 28F3204C3, 28F3208C3

Preliminary Datasheet

Product Features

- Flash Memory Plus SRAM
 - Reduces Memory Board Space Required, Simplifying PCB Design Complexity
- Stacked Chip Scale Package Technology
 - Smallest Memory Subsystem Footprint
 - 16-Mbit Flash + 2-Mbit SRAM:
Area: 8 mm by 10 mm, Height: 1.4 mm
 - 32-Mbit Flash + 8-Mbit SRAM:
Area: 8 mm by 14mm, Height: 1.4 mm
 - 32-Mbit Flash + 4-Mbit SRAM,
16-Mbit Flash + 4-Mbit SRAM:
Area: 8 mm by 12 mm, Height: 1.4 mm
- Advanced SRAM Technology
 - 70 ns Access Time
 - Low Power Operation
 - Low Voltage Data Retention Mode
- Flash Data Integrator (FDI) Software
 - Real-Time Data Storage and Code Execution in the Same Memory Device
 - Full Flash File Manager Capability
- Advanced+ Boot Block Flash Memory
 - 90 ns 16-Mb Access Time at 2.7 V
 - 100 ns 32-Mb Access Time at 2.7 V
 - 110 ns 32-Mb Access Time at 2.7 V with 8-Mbit SRAM
 - Instant, Individual Block Locking
 - 128-bit Protection Register
 - 12 V Production Programming
 - Ultra Fast Program and Erase Suspend
 - Extended Temperature -25 °C to +85 °C
- Blocking Architecture
 - Block Sizes for Code + Data Storage
 - 4-Kword Parameter Blocks (for data)
 - 64-Kbyte Main Blocks (for code)
 - 100,000 Erase Cycles per Block
- Low Power Operation
 - Async Read Current: 9 mA
 - Standby Current: 10 μ A
 - Automatic Power Saving Mode
- 0.25 μ m ETOX™ VI Flash Technology
- Industry Compatibility
 - Sourcing Flexibility and Stability

The 3 Volt Advanced+ Stacked Chip Scale Package (Stacked-CSP) memory delivers a feature-rich solution for low-power applications. Stacked-CSP memory devices incorporate flash memory and static RAM in one package with low voltage capability to achieve the smallest system memory solution form-factor together with high-speed, low-power operations. The flash memory offers a protection register and flexible block locking to enable next generation security capability. Combined with the Intel-developed Flash Data Integrator (FDI) software, the Stacked-CSP memory provides you with a cost-effective, flexible, code plus data storage solution.

Notice: This document contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.



Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 28F1602C3, 28F1604C3, 28F3204C3 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation 1999–2001.

*Other brands and names are the property of their respective owners.

PRELIMINARY

Contents

1.0	Introduction	1
1.1	Document Conventions	1
1.2	Product Overview	1
1.3	Package Ballout	2
1.4	Signal Definitions	3
2.0	Principles of Operation	5
2.1	Bus Operation	5
2.1.1	Read	5
2.1.2	Output Disable	6
2.1.3	Standby	6
2.1.4	Flash Reset	7
2.1.5	Write	7
3.0	Flash Memory Modes of Operation	7
3.1	Read Array (FFh)	7
3.2	Read Identifier (90h)	7
3.3	Read Status Register (70h)	8
3.3.1	Clear Status Register (50h)	8
3.4	Read Query (98h)	9
3.5	Word Program (40h/10h)	9
3.5.1	Suspending and Resuming Program (B0h/D0h)	9
3.6	Block Erase (20h)	10
3.6.1	Suspending and Resuming Erase (B0h/D0h)	10
3.7	Instant, Individual Block Locking	12
3.7.1	Block Locking Operation Summary	12
3.7.2	Locked State	13
3.7.3	Unlocked State	13
3.7.4	Lock-Down State	13
3.7.5	Reading a Block's Lock Status	13
3.7.6	Locking Operation during Erase Suspend	14
3.7.7	Status Register Error Checking	14
3.8	128-Bit Protection Register	15
3.8.1	Reading the Protection Register	15
3.8.2	Programming the Protection Register (C0h)	15
3.8.3	Locking the Protection Register	16
3.9	Additional Flash Features	16
3.9.1	Improved 12 Volt Production Programming	16
3.9.2	F-VPP & VPPLK for Complete Protection	17
4.0	Electrical Specifications	17
4.1	Absolute Maximum Ratings	17
4.2	Operating Conditions	18
4.3	Capacitance	18
4.4	DC Characteristics	19
4.5	Flash AC Characteristics—Read Operations	23
4.6	Flash AC Characteristics—Write Operations	25

4.7	Flash Erase and Program Timings(1)	26
4.8	Flash Reset Operations	28
4.9	SRAM AC Characteristics—Read Operations(1)	29
4.10	SRAM AC Characteristics—Write Operations(1, 2)	31
4.11	SRAM Data Retention Characteristics(1) —Extended Temperature	32
5.0	Migration Guide Information	33
6.0	System Design Considerations.....	34
6.1	Background	34
6.1.1	Flash + SRAM Footprint Integration.....	34
6.1.2	Advanced+ Boot Block Flash Memory Features	34
6.2	Flash Control Considerations.....	34
6.2.1	F-RP# Connected to System Reset	35
6.2.2	F-VCC, F-VPP and F-RP# Transition.....	35
6.3	Noise Reduction	36
6.4	Simultaneous Operation.....	37
6.4.1	SRAM Operation during Flash “Busy”	38
6.4.2	Simultaneous Bus Operations.....	38
6.5	Printed Circuit Board Notes.....	38
6.6	System Design Notes Summary	38
7.0	Ordering Information	39
8.0	Additional Information	39
Appendix A	Program/Erase Flowcharts	40
Appendix B	CFI Query Structure.....	46
Appendix C	Word-Wide Memory Map Diagrams.....	53
Appendix D	Device ID Table.....	55
Appendix E	Protection Register Addressing.....	56
Appendix F	Mechanical and Shipping Media Details	57

Revision History

Date of Revision	Version	Description
03/30/99	-001	Original version
04/26/99	-002	Corrected title headings in Appendix B Removed reference to 8-Mbit devices, Appendix B, Table B7, Device Geometry Definition Corrected 4-Mb SRAM I _{CC2} specification
06/15/99	-003	Removed extra SRAM standby mode Clarified <i>Locking Operations Flowchart</i> (Appendix A)
08/11/99	-004	Added 16Mbit Flash + 4Mbit SRAM product references Clarified <i>Operating Mode</i> Table (Section 4.1.2) Clarified "Unlock" in <i>Command Bus Definitions</i> Table (Section 5.0) Updated DC characteristics V _{IL} , V _{IH} , and I _{CCD} (Section 9.4) Updated AC characteristics t _{EHQZ} (Section 9.5) Updated AC characteristics t _{LZ} (Section 9.9) Removed 3.0-3.3V specifications (Section 9.5 and Section 9.6)
01/20/00	-005	Increased Erase Cycles per Block to 1,000,000 Pinout Update (Figure 1) Operating Modes clarifications (Table 3) Clarified product proliferations Structure/Text of document simplified for readability Datasheet changed to "Preliminary" status
08/09/00	-006	Changed Erase Cycles per Block to 100,000 (Section 1.2) Pinout Update (Figure 1) Added Operating Modes S-UB# and S-LB# (Table 2) Changed Minimum Temperature Spec from -40°C to -25°C (Section 4.1 and Table 9) Added 8-Mb SRAM specifications (Section 4.4, <i>DC Characteristics</i> , and Section 4.9) Changed V _{CC1} to V _{CC} , Changed S-CS# ₁ to S-CS ₁ # (Section 4.11)
01/30/01	-007	Added note to Figure 1 Updated Figure 2 Clarified S-UB# and S-LB# functions in Table 2 and Section 2.1 Changed I _{CCS} Spec from 20µA to 40µA in Table 10, <i>DC Characteristics</i> Changed I _{DR} Max spec from 35µA to 6µA in Table 18

1.0 Introduction

This document contains the specifications for the 3 Volt Advanced+ Stacked Chip Scale Package (Intel® Stacked-CSP) memory. These stacked memory solutions are offered in the following combinations: 32-Mbit flash + 8-Mbit SRAM, 32-Mbit flash + 4-Mbit SRAM, 16-Mbit flash + 4-Mbit SRAM, or 16-Mbit flash memory + 2-Mbit SRAM.

1.1 Document Conventions

Throughout this document, the following conventions have been adopted.

- **Voltages:** “2.7 V” refers to the full voltage range, 2.7 V–3.3V; 12 V refers to 11.4 V to 12.6 V
- **Main block(s):** 32-Kword block
- **Parameter block(s):** 4-Kword block

1.2 Product Overview

The 3 Volt Advanced+ Stacked-CSP combines flash and SRAM into a single package.

The Intel Stacked-CSP memory provides secure low-voltage memory solutions for portable applications. This memory family combines two memory technologies, flash memory and SRAM, in one package. The flash memory delivers enhanced security features, a block locking capability that allows instant locking/unlocking of any flash block with zero-latency, and a 128-bit protection register that enable unique device identification, to meet the needs of next generation portable applications. Improved 12 V production programming can be used to improve factory throughput.

Table 1. Block Organization (x16)⁽¹⁾

Memory Device	Kwords
32-Mbit Flash	2048
16-Mbit Flash	1024
2-Mbit SRAM	128
4-Mbit SRAM	256
8-Mbit SRAM	512

NOTE: 1. All words are 16 bits each.

The flash device is asymmetrically-blocked to enable system integration of code and data storage in a single device. Each flash block can be erased independently of the others up to 100,000 times. The flash has eight 8-KB parameter blocks located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for kernel code location. The remaining flash memory is grouped into 32-Kword main blocks. Any individual flash block can be locked or unlocked instantly to provide complete protection for code or data (see [Section 4.7, “Flash Erase and Program Timings\(1\)”](#) on page 26 for details).

The flash contains both a Command User interface (CUI) and a Write State Machine (WSM). The CUI serves as the interface between the microcontroller and the internal operation of the flash memory. The internal WSM automatically executes the algorithms and timings necessary for

program and erase operations, including verification, thereby unburdening the microprocessor or microcontroller. The flash's status register indicates the status of the WSM by signifying block erase or word program completion and status.


Flash program and erase automation allows program and erase operations to be executed using an industry-standard two-write command sequence to the CUI. Program operations are performed in word increments. Erase operations erase all locations within a block simultaneously. Both program and erase operations can be suspended by the system software in order to read from any other flash block. In addition, data can be programmed to another flash block during an erase suspend.

3 Volt Advanced+ Stacked-CSP memories offer two low-power savings features: Automatic Power Savings (APS) for flash memory and standby mode for flash and SRAM. The device automatically enters APS mode following the completion of a read cycle from the flash memory. Standby mode is initiated when the system deselects the device by driving F-CE# and S-CS₁# or S-CS₂ inactive. Power savings features significantly reduce power consumption.

The flash memory can be reset by lowering F-RP# to GND. This provides CPU-memory reset synchronization and additional protection against bus noise that may occur during system reset and power-up/-down sequences.

1.3 Package Ballout

Figure 1. 68-Ball Stacked Chip Scale Package



NOTES:

- Flash upgrade address lines are shown for A₂₁ (64-Mbit flash) and A₂₂ (128-Mbit flash). In all flash and SRAM combinations, 66 balls are populated (A₂₁ and A₂₂ are not populated). Location A₁₀ is "NC" on 16/2 devices only.
- To maintain compatibility with all JEDEC Variation B options for this ball location C6, this C6 land pad should be connected directly to the land pad for ball G4 (A17).

1.4 Signal Definitions

Table 2. defines the signal definitions shown in the previous ballout.

Table 2. 3 Volt Advanced+ Stacked-CSP Ball Descriptions (Sheet 1 of 2)

Symbol	Type	Name and Function
A ₀ –A ₂₀	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a program or erase cycle. Flash: 16-Mbit x 16, A[0-19]; 32-Mbit x 16, A[0-20] SRAM: 2-Mbit x 16, A[0-16]; 4-Mbit x 16, A[0-17]; 8-Mbit x 16, A[0-18]
DQ ₀ – DQ ₁₅	INPUT / OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data for SRAM write operations and on the second F-CE# and F-WE# cycle during a flash Program command. Inputs commands to the flash's Command User Interface when F-CE# and F-WE# are active. Data is internally latched. Outputs array, configuration and status register data. The data balls float to tri-state when the chip is de-selected or the outputs are disabled.
F-CE#	INPUT	FLASH CHIP ENABLE: Activates the flash internal control logic, input buffers, decoders and sense amplifiers. F-CE# is active low. F-CE# high de-selects the flash memory device and reduces power consumption to standby levels.
S-CS ₁ #	INPUT	SRAM CHIP SELECT1: Activates the SRAM internal control logic, input buffers, decoders and sense amplifiers. S-CS ₁ # is active low. S-CS ₁ # high de-selects the SRAM memory device and reduces power consumption to standby levels.
S-CS ₂	INPUT	SRAM CHIP SELECT2: Activates the SRAM internal control logic, input buffers, decoders and sense amplifiers. S-CS ₂ is active high. S-CS ₂ low de-selects the SRAM memory device and reduces power consumption to standby levels.
F-OE#	INPUT	FLASH OUTPUT ENABLE: Enables flash's outputs through the data buffers during a read operation. F-OE# is active low.
S-OE#	INPUT	SRAM OUTPUT ENABLE: Enables SRAM's outputs through the data buffers during a read operation. S-OE# is active low.
F-WE#	INPUT	FLASH WRITE ENABLE: Controls writes to flash's command register and memory array. F-WE# is active low. Addresses and data are latched on the rising edge of the second F-WE# pulse.
S-WE#	INPUT	SRAM WRITE ENABLE: Controls writes to the SRAM memory array. S-WE# is active low.
S-UB#	INPUT	SRAM UPPER BYTE ENABLE: Enables the upper bytes for SRAM (DQ ₈ –DQ ₁₅). S-UB# is active low. S-UB# and S-LB# must be tied together to restrict x16 mode.
S-LB#	INPUT	SRAM LOWER BYTE ENABLE: Enables the lower bytes for SRAM (DQ ₀ –DQ ₇). S-LB# is active low. S-UB# and S-LB# must be tied together to restrict x16 mode.
F-RP#	INPUT	FLASH RESET/DEEP POWER-DOWN: Uses two voltage levels (V _{IL} , V _{IH}) to control reset/deep power-down mode. When F-RP# is at logic low, the device is in reset/deep power-down mode , which drives the outputs to High-Z, resets the Write State Machine, and minimizes current levels (I _{CCD}). When F-RP# is at logic high, the device is in standard operation. When F-RP# transitions from logic-low to logic-high, the device resets all blocks to locked and defaults to the read array mode.
F-WP#	INPUT	FLASH WRITE PROTECT: Controls the lock-down function of the flexible Locking feature. When F-WP# is a logic low, the lock-down mechanism is enabled and blocks marked lock-down cannot be unlocked through software. When F-WP# is logic high, the lock-down mechanism is disabled and blocks previously locked-down are now locked and can be unlocked and locked through software. After F-WP# goes low, any blocks previously marked lock-down revert to that state. See Section 6.0, "System Design Considerations" on page 34 for details on block locking.
F-V _{CC}	SUPPLY	FLASH POWER SUPPLY: [2.7 V–3.3 V] Supplies power for device core operations.
F-V _{CCQ}	SUPPLY	FLASH I/O POWER SUPPLY: [2.7 V–3.3 V] Supplies power for device I/O operations.


Table 2. 3 Volt Advanced+ Stacked-CSP Ball Descriptions (Sheet 2 of 2)

Symbol	Type	Name and Function
S-V _{CC}	SUPPLY	SRAM POWER SUPPLY: [2.7 V–3.3 V] Supplies power for device operations. See Section 6.2.2, “F-VCC, F-VPP and F-RP# Transition” on page 35 for details of power connections.
F-V _{PP}	INPUT / SUPPLY	<p>FLASH PROGRAM/ERASE POWER SUPPLY: [1.65 V–3.3 V or 11.4 V–12.6 V] Operates as an input at logic levels to control complete flash protection. Supplies power for accelerated flash program and erase operations in 12 V \pm 5% range. This ball cannot be left floating.</p> <p>Lower F-V_{PP} \leq V_{PPLK}, to protect all contents against Program and Erase commands.</p> <p>Set F-V_{PP} = F-V_{CC} for in-system read, program and erase operations. In this configuration, F-V_{PP} can drop as low as 1.65 V to allow for resistor or diode drop from the system supply. Note that if F-V_{PP} is driven by a logic signal, V_{IH} = 1.65 V. That is, F-V_{PP} must remain above 1.65 V to perform in-system flash modifications.</p> <p>Raise F-V_{PP} to 12 V \pm 5% for faster program and erase in a production environment. Applying 12 V \pm 5% to F-V_{PP} can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. F-V_{PP} may be connected to 12 V for a total of 80 hours maximum.</p>
F-GND	SUPPLY	FLASH GROUND: For all internal circuitry. All ground inputs must be connected.
S-GND	SUPPLY	SRAM GROUND: For all internal circuitry. All ground inputs must be connected.
NC		NOT CONNECTED: Internally disconnected within the device.

2.0 Principles of Operation

The flash memory utilizes a CUI and automated algorithms to simplify program and erase operations. The WSM automates program and erase operations by handling data and address latches, WE#, and system status requests.

Figure 2. 3 Volt Advanced+ Stacked Chip Scale Package Block Diagram



2.1 Bus Operation

All bus cycles to or from the Stacked-CSP conform to standard microcontroller bus cycles. Four control signals dictate the data flow in and out of the flash component: F-CE#, F-OE#, F-WE# and F-RP#. Four separate control signals handle the data flow in and out of the SRAM component: S-CS₁#, S-CS₂, S-OE#, and S-WE#. S-UB# and S-LB# must be tied together to restrict x16 operation. These bus operations are summarized in [Table 2](#) and [Table 3](#).

2.1.1 Read

The flash memory has four read modes: read array, read identifier, read status and read query. These flash memory read modes are not dependent on the F-V_{PP} voltage. Upon initial device power-up or after exit from reset, the flash device automatically defaults to read array mode. F-CE# and F-OE# must be driven active to obtain data from the flash component.

The SRAM has one read mode available. S-CS₁#, S-CS₂, and S-OE# must be driven active to obtain data from the SRAM device. See Table 3, “Recommended Memory System Operating Mode Summary” on page 6 for a summary of operations.

Table 3. Recommended Memory System Operating Mode Summary

	Modes	Flash Signals				SRAM Signals					Memory Output		Notes
		F-RP#	F-CE#	F-OE#	F-WE#	S-CS ₁ #	S-CS ₂	S-OE#	S-WE#	S-UB#, S-LB# ⁽¹⁾	Memory Bus Control	D ₀ –D ₁₅	
FLASH	Read	H	L	L	H	SRAM must be in High Z					Flash	D _{OUT}	2,3,4
	Write	H	L	H	L						Flash	D _{IN}	2,4
	Standby	H	H	X	X	Any SRAM mode is allowable					Other	High Z	5,6
	Output Disable	H	L	H	H						Other	High Z	5,6
	Reset	L	X	X	X						Other	High Z	5,6
SRAM	Read	FLASH must be in High Z				L	H	L	H	L	SRAM	D _{OUT}	2,4
	Write					L	H	H	L	L	SRAM	D _{IN}	2,4
	Standby	Any FLASH mode is allowable				H	X	X	X	X	Other	High Z	4,5,6
						X	L	X	X	X			
	Output Disable					L	H	H	H	X	Other	High Z	4,5,6
	Data Retention					same as a standby					Other	High Z	4,5,7

NOTES:

1. Signals S-UB# and S-LB# must be tied together.
2. Two devices may not drive the memory bus at the same time.
3. Allowable flash read modes include read array, read query, read configuration, and read status.
4. SRAM is enabled and/or disabled with the logical function: S-CS₁# OR S-CS₂
5. Outputs are dependent on a separate device controlling bus outputs.
6. Modes of the flash and SRAM can be interleaved so that while one is disabled, the other controls outputs.
7. The SRAM may be placed into data retention mode by lowering the S-V_{CC} to the V_{DR} range, as specified.

Simultaneous operations can exist, as long as the operations are interleaved such that only one device attempts to control the bus outputs at a time.

2.1.2 Output Disable

With F-OE# and S-OE# inactive, the Stacked-CSP outputs signals are placed in a high-impedance state.

2.1.3 Standby

With F-CE# and S-CS₁# or S-CS₂ inactive, the Stacked-CSP enters a standby mode, which substantially reduces device power consumption. In standby, outputs are placed in a high-impedance state independent of F-OE# and S-OE#. If the flash is deselected during a program or erase operation, the flash continues to consume active power until the program or erase operation is complete.

2.1.4 Flash Reset

The device enters a reset mode when RP# is driven low. In reset mode, internal circuitry is turned off and outputs are placed in a high-impedance state.

After return from reset, a time t_{PHQV} is required until outputs are valid, and a delay (t_{PHWL} or t_{PHEL}) is required before a write sequence can be initiated. After this wake-up interval, normal operation is restored. The device defaults to read array mode, the status register is set to 80h, and the read configuration register defaults to asynchronous reads.

If RP# is taken low during a block erase or program operation, the operation will be aborted and the memory contents at the aborted location are no longer valid.

2.1.5 Write

Writes to flash take place when both F-CE# and F-WE# are low and F-OE# is high. Writes to SRAM take place when both S-CS₁# and S-WE# are low and S-OE# and S-SC₂ are high. Commands are written to the flash memory's Command User Interface (CUI) using standard microprocessor write timings to control flash operations. The CUI does not occupy an addressable memory location within the flash component. The address and data buses are latched on the rising edge of the second F-WE# or F-CE# pulse, whichever occurs first. (See [Figure 6](#) and [Figure 7](#) for read and write waveforms.)

3.0 Flash Memory Modes of Operation

The flash memory has four read modes: read array, read configuration, read status, and read query. The write modes are program and erase. Three additional modes (erase suspend to program, erase suspend to read and program suspend to read) are available only during suspended operations. These modes are reached using the commands summarized in [Table 5, "Flash Memory Command Definitions"](#) on page 11.

3.1 Read Array (FFh)

When F-RP# transitions from V_{IL} (reset) to V_{IH} , the device defaults to read array mode and will respond to the read control inputs without any additional CUI commands.

In addition, the address of the desired location must be applied to the address balls. If the device is not in read array mode, as would be the case after a program or erase operation, the Read Array command (FFh) must be written to the CUI before array reads can take place.

3.2 Read Identifier (90h)

The read configuration mode outputs the manufacturer/device identifier. The device is switched to this mode by writing the read configuration command (90h). Once in this mode, read cycles from addresses shown in [Table 4, "Read Configuration Table"](#) on page 8 retrieve the specified information. To return to read array mode, write the Read Array command (FFh).

The Read Configuration mode outputs three types of information: the manufacturer/device identifier, the block locking status, and the protection register. The device is switched to this mode by writing the Read Configuration command (90h). Once in this mode, read cycles from addresses shown in Table 4 retrieve the specified information. To return to read array mode, write the Read Array command (FFh).

Table 4. Read Configuration Table

Item	Address	Data
Manufacturer Code (x16)	00000	0089
Device ID (See Appendix D)	00001	ID
Block Lock Configuration ⁽¹⁾	XX002 ⁽²⁾	LOCK
• Block Is Unlocked		DQ ₀ = 0
• Block Is Locked		DQ ₀ = 1
• Block Is Locked-Down		DQ ₁ = 1
Protection Register Lock ³	80	PR-LK
Protection Register (x16)	81-88	PR

NOTES:

1. See [Section 3.7](#) for valid lock status outputs.
2. "XX" specifies the block address of lock configuration being read.
3. See [Section 3.8](#) for protection register information.

Other locations within the configuration address space are reserved by Intel for future use.

3.3 Read Status Register (70h)

The status register indicates the status of device operations, and the success/failure of that operation. The Read Status Register (70h) command causes subsequent reads to output data from the status register until another command is issued. To return to reading from the array, issue a Read Array (FFh) command.

The status register bits are output on DQ₀–DQ₇. The upper byte, DQ₈–DQ₁₅, outputs 00h during a Read Status Register command.

The contents of the status register are latched on the falling edge of F-OE# or F-CE#, whichever occurs last. This prevents possible bus errors which might occur if status register contents change while being read. F-CE# or F-OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.

When the WSM is active, SR.7 will indicate the status of the WSM; the remaining bits in the status register indicate whether the WSM was successful in performing the desired operation (see [Table 6, "Flash Memory Status Register Definition" on page 12](#)).

3.3.1 Clear Status Register (50h)

The WSM sets status bits 1 through 7 to "1," and clears bits 2, 6 and 7 to "0," but cannot clear status bits 1 or 3 through 5 to "0." Because bits 1, 3, 4 and 5 indicate various error conditions, these bits can only be cleared through the use of the Clear Status Register (50h) command. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several addresses or erasing multiple blocks in sequence)

before reading the status register to determine if an error occurred during that series. Clear the status register before beginning another command or sequence. Note that the Read Array command must be issued before data can be read from the memory array. Resetting the device also clears the status register.

3.4 Read Query (98h)

The read query mode outputs Common Flash Interface (CFI) data when the device is read. This can be accessed by writing the Read Query Command (98h). The CFI data structure contains information such as block size, density, command set and electrical specifications. Once in this mode, read cycles from addresses shown in Appendix B retrieve the specified information. To return to read array mode, write the Read Array command (FFh).

3.5 Word Program (40h/10h)

Programming is executed using a two-write sequence. The Program Setup command (40h) is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute a sequence of internally timed events to program desired bits of the addressed location, then verify the bits are sufficiently programmed. Programming the memory results in specific bits within an address location being changed to a “0.” If the user attempts to program “1”s, the memory cell contents do not change and no error occurs.

The status register indicates programming status: while the program sequence executes, status bit 7 is “0.” The status register can be polled by toggling either F-CE# or F-OE#. While programming, the only valid commands are Read Status Register, Program Suspend, and Program Resume.

When programming is complete, the program status bits should be checked. If the programming operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If SR.3 is set then F-V_{PP} was not within acceptable limits, and the WSM did not execute the program command. If SR.1 is set, a program operation was attempted on a locked block and the operation was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, to prevent inadvertent status register reads, be sure to reset the CUI to read array mode.

3.5.1 Suspending and Resuming Program (B0h/D0h)

The Program Suspend command halts an in-progress program operation so that data can be read from other locations of memory. Once the programming process starts, writing the Program Suspend command to the CUI requests that the WSM suspend the program sequence (at predetermined points in the program algorithm). The device continues to output status register data after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will determine when the program operation has been suspended (both will be set to “1”). t_{WHRH1}/t_{EHRH1} specify the program suspend latency.

A Read Array command can be written to the CUI to read data from any block other than the suspended block. The only other valid commands, while program is suspended, are Read Status Register, Read Configuration, Read Query, and Program Resume. After the Program Resume command is written to the flash memory, the WSM will continue with the programming process and status register bits SR.2 and SR.7 will automatically be cleared. The device automatically

outputs status register data when read (see Appendix A, *Program Suspend/Resume Flowcharts*) after the Program Resume command is written. $F-V_{PP}$ must remain at the same $F-V_{PP}$ level used for program while in program suspend mode. $F-RP\#$ must also remain at V_{IH} .

3.6 Block Erase (20h)

To erase a block, write the Erase Set-up and Erase Confirm commands to the CUI, along with an address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to “1.” Only one block can be erased at a time. The WSM will execute a sequence of internally timed events to program all bits within the block to “0,” erase all bits within the block to “1,” then verify that all bits within the block are sufficiently erased. While the erase executes, status bit 7 is a “0.”

When the status register indicates that erasure is complete, check the erase status bit to verify that the erase operation was successful. If the Erase operation was unsuccessful, SR.5 of the status register will be set to a “1,” indicating an erase failure. If $F-V_{PP}$ was not within acceptable limits after the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead, SR.5 of the status register is set to indicate an erase error, and SR.3 is set to a “1” to identify that $F-V_{PP}$ supply voltage was not within acceptable limits.

After an erase operation, clear the status register (50h) before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, to prevent inadvertent status register reads, it is advisable to place the flash in read array mode after the erase is complete.

3.6.1 Suspending and Resuming Erase (B0h/D0h)

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from or program data to another block in memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI suspends the erase sequence at a predetermined point in the erase algorithm. The status register will indicate if/when the erase operation has been suspended. Erase suspend latency is specified by t_{WHRH2}/t_{EHRH2} .

A Read Array/Program command can now be written to the CUI to read/program data from/to blocks other than that which is suspended. This nested Program command can subsequently be suspended to read yet another location. The only valid commands while erase is suspended are Read Status Register, Read Configuration, Read Query, Program Setup, Program Resume, Erase Resume, Lock Block, Unlock Block and Lock-Down Block. During erase suspend mode, the chip can be placed in a pseudo-standby mode by taking $F-CE\#$ to V_{IH} . This reduces active current consumption.

Erase Resume continues the erase sequence when $F-CE\# = V_{IL}$. As with the end of a standard erase operation, the status register must be read and cleared before the next instruction is issued.

Table 5. Flash Memory Command Definitions

Command	Note	First Bus Cycle			Second Bus Cycle		
		Operation	Address	Data	Operation	Address	Data
Read Array	1	Write	X	FFh			
Read Identifier	1, 2	Write	X	90h	Read	IA	ID
Read Query	1, 2	Write	X	98h	Read	QA	QD
Read Status Register	1	Write	X	70h	Read	X	SRD
Clear Status Register	1	Write	X	50h			
Word Program	1, 3	Write	X	40h/10h	Write	PA	PD
Block Erase/Confirm	1	Write	X	20h	Write	BA	D0h
Program/Erase Suspend	1	Write	X	B0h			
Program/Erase Resume	1	Write	X	D0h			
Lock Block	1	Write	X	60h	Write	BA	01h
Unlock Block	1, 4	Write	X	60h	Write	BA	D0h
Lock-Down Block	1	Write	X	60h	Write	BA	2Fh
Protection Register Program	1	Write	X	C0h	Write	PA	PD
Lock Protection Register	1	Write	X	C0h	Write	PA	FFFD

X = Don't Care

PA = Program Address

BA = Block Address

IA = Identifier Address

QA = Query Address

SRD = Status Register Data

PD = Program Data

ID = Identifier Data

QD = Query Data

NOTES:

1. When writing commands, the upper data bus [DQ₈–DQ₁₅] should be either V_{IL} or V_{IH}, to minimize current draw.
2. Following the Read Configuration or Read Query commands, read operations output device configuration or CFI query information, respectively.
3. Either 40h or 10h command is valid, but the Intel standard is 40h.
4. When unlocking a block, WP# must be held for three clock cycles (1 clock cycle after the second command bus cycle).

Table 6. Flash Memory Status Register Definition

WSMS	ESS	ES	PS	VPPS	PSS	BLS	R
7	6	5	4	3	2	1	0
				NOTES:			
SR.7 WRITE STATE MACHINE STATUS 1 = Ready (WSMS) 0 = Busy				Check Write State Machine bit first to determine Word Program or Block Erase completion, before checking Program or Erase Status bits.			
SR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase In Progress/Completed				When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1." ESS bit remains set to "1" until an Erase Resume command is issued.			
SR.5 = ERASE STATUS (ES) 1 = Error In Block Erase 0 = Successful Block Erase				When this bit is set to "1," WSM has applied the max. number of erase pulses and is still unable to verify successful block erasure.			
SR.4 = PROGRAM STATUS (PS) 1 = Error in Programming 0 = Successful Programming				When this bit is set to "1," WSM has attempted but failed to program a word/byte.			
SR.3 = F-V _{PP} STATUS (VPPS) 1 = F-V _{PP} Low Detect, Operation Abort 0 = F-V _{PP} OK				The F-V _{PP} status bit does not provide continuous indication of V _{PP} level. The WSM interrogates F-V _{PP} level only after the Program or Erase command sequences have been entered, and informs the system if F-V _{PP} has not been switched on. The F-V _{PP} is also checked before the operation is verified by the WSM. The F-V _{PP} status bit is not guaranteed to report accurate feedback between V _{PPLK} and V _{PP1} min.			
SR.2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed				When Program Suspend is issued, WSM halts execution and sets both WSMS and PSS bits to "1." PSS bit remains set to "1" until a Program Resume command is issued.			
SR.1 = BLOCK LOCK STATUS 1 = Prog/Erase attempted on a locked block; Operation aborted. 0 = No operation to locked blocks				If a program or erase operation is attempted to one of the locked blocks, this bit is set by the WSM. The operation specified is aborted and the device is returned to read status mode.			
SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)				This bit is reserved for future use and should be masked out when polling the status register.			

NOTE: A Command Sequence Error is indicated when SR.4, SR.5 and SR.7 are set.

3.7 Instant, Individual Block Locking

The instant, individual block locking feature that allows any flash block to be locked or unlocked with no latency, which enables instant code and data protection.

This locking offers two levels of protection. The first level allows software-only control of block locking (useful for data blocks that change frequently), while the second level requires hardware interaction before locking can be changed (useful for code blocks that change infrequently).

The following sections will discuss the operation of the locking system. The term "state [XYZ]" will be used to specify locking states; e.g., "state [001]," where X = value of WP#, Y = bit DQ₁ of the Block Lock status register, and Z = bit DQ₀ of the Block Lock status register. [Table 8, "Block Locking State Transitions" on page 15](#) defines all of these possible locking states.

3.7.1 Block Locking Operation Summary

The following concisely summarizes the locking functionality.

All blocks are locked when powered-up, and can be unlocked or locked with the Unlock and Lock commands.

- The Lock-Down command locks a block and prevents it from being unlocked when WP# = 0.
- When WP# = 1, Lock-Down is overridden and commands can unlock/lock locked-down blocks.
- When WP# returns to 0, locked-down blocks return to Lock-Down.
- Lock-Down is cleared only when the device is reset or powered-down.

The locking status of each block can set to Locked, Unlocked, and Lock-Down, each of which will be described in the following sections. A comprehensive state table for the locking functions is shown in [Table 8 on page 15](#), and a flowchart for locking operations is shown in [Figure 19 on page 44](#).

3.7.2 Locked State

The default status of all blocks upon power-up or reset is locked (states [001] or [101]). Locked blocks are fully protected from alteration. Any program or erase operations attempted on a locked block will return an error on bit SR.1 of the status register. The status of a locked block can be changed to Unlocked or Lock-Down using the appropriate software commands. Unlocked blocks can be locked issuing the “Lock” command sequence, 60h followed by 01h.

3.7.3 Unlocked State

Unlocked blocks (states [000], [100], [110]) can be programmed or erased. All unlocked blocks return to the Locked state when the device is reset or powered down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A Locked block can be unlocked by writing the Unlock command sequence, 60h followed by D0h.

3.7.4 Lock-Down State

Blocks that are Locked-Down (state [011]) are protected from program and erase operations (just like Locked blocks), but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-down by writing the Lock-Down command sequence, 60h followed by 2Fh. Locked-Down blocks revert to the Locked state when the device is reset or powered down.

The Lock-Down function is dependent on the WP# input ball. When WP# = 0, blocks in Lock-Down [011] are protected from program, erase, and lock status changes. When WP# = 1, the Lock-Down function is disabled ([111]) and locked-down blocks can be individually unlocked by software command to the [110] state, where they can be erased and programmed. These blocks can then be re-locked [111] and unlocked [110] as desired while WP# remains high. When WP# goes low, blocks that were previously locked-down return to the Lock-Down state [011] regardless of any changes made while WP# was high. Device reset or power-down resets all blocks, including those in Lock-Down, to Locked state.

3.7.5 Reading a Block's Lock Status

The lock status of every block can be read in the configuration read mode of the device. To enter this mode, write 90h to the device. Subsequent reads at Block Address + 00002 will output the lock status of that block. The lock status is represented by the least significant outputs, DQ₀ and DQ₁. DQ₀ indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the

Unlock command. It is also automatically set when entering Lock-Down. DQ₁ indicates Lock-Down status and is set by the Lock-Down command. It cannot be cleared by software, only by device reset or power-down.

Table 7. Block Lock Status

Item	Address	Data
Block Lock Configuration	XX002	LOCK
• Block Is Unlocked		DQ ₀ = 0
• Block Is Locked		DQ ₀ = 1
• Block Is Locked-Down		DQ ₁ = 1

3.7.6 Locking Operation during Erase Suspend

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock, or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the erase suspend command (B0h), then check the status register until it indicates that the erase operation has been suspended. Next write the desired lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command (D0h).

If a block is locked or locked-down during a suspended erase of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete.

Locking operations cannot be performed during a program suspend.

3.7.7 Status Register Error Checking

Using nested locking or program command sequences during erase suspend can introduce ambiguity into status register results.

Since locking changes are performed using a two cycle command sequence, e.g., 60h followed by 01h to lock a block, following the Configuration Setup command (60h) with an invalid command will produce a lock command error (SR.4 and SR.5 will be set to 1) in the status register. If a lock command error occurs during an erase suspend, SR.4 and SR.5 will be set to 1, and will remain at 1 after the erase is resumed. When erase is complete, any possible error during the erase cannot be detected via the status register because of the previous locking command error.

A similar situation happens if an error occurs during a program operation error nested within an erase suspend.

Table 8. Block Locking State Transitions

Current State				Erase/ Program Allowed?	Next State after Command Input		
WP#	DQ ₁	DQ ₀	Name		Lock	Unlock	Lock-Down
0	0	0	Unlocked	Yes	Go To [001]	–	Go To [011]
1	0	0	Unlocked	Yes	Go To [101]	–	Go To [111]
0	0	1	Locked (Default)	No	–	Go To [000]	Go To [011]
1	0	1	Locked	No	–	Go To [100]	Go To [111]
0	1	1	Locked-Down	No	–	–	–
1	1	0	Lock-Down Disabled	Yes	Go To [111]	–	Go To [111]
1	1	1		No	–	Go To [110]	–

NOTES:

1. “–” indicates no change in the current state.
2. In this table, the notation [XYZ] denotes the locking state of a block, where X = WP#, Y = DQ₁, and Z = DQ₀. The current locking state of a block is defined by the state of WP# and the two bits of the block lock status (DQ₀, DQ₁). DQ₀ indicates if a block is locked (1) or unlocked (0). DQ₁ indicates if a block has been locked-down (1) or not (0).
3. At power-up or device reset, all blocks default to Locked state [001] (if WP# = 0). holding WP# = 0 is the recommended default.
4. The “Erase/Program Allowed?” column shows whether erase and program operations are enabled (Yes) or disabled (No) in that block’s current locking state.
5. The “Lock Command Input Result [Next State]” column shows the result of writing the three locking commands (Lock, Unlock, Lock-Down) in the current locking state. For example, “Goes To [001]” would mean that writing the command to a block in the current locking state would change it to [001].
6. The 128-bits of the protection register are divided into two 64-bit segments. One of the segments is programmed at the Intel factory with a unique 64-bit number, which is unchangeable. The other segment is left blank for customer designs to program as desired. Once the customer segment is programmed, it can be locked to prevent reprogramming.

3.8 128-Bit Protection Register

The 3 Volt Advanced+ Stacked-CSP architecture includes a 128-bit protection register than can be used to increase the security of a system design. For example, the number contained in the protection register can be used to “mate” the flash component with other system components such as the CPU or ASIC, preventing device substitution.

3.8.1 Reading the Protection Register

The protection register is read in the configuration read mode. The device is switched to this mode by writing the Read Configuration command (90h). Once in this mode, read cycles from addresses shown in Appendix E retrieve the specified information. To return to read array mode, write the Read Array command (FFh).

3.8.2 Programming the Protection Register (C0h)


The protection register bits are programmed using the two-cycle Protection Program command. The 64-bit number is programmed 16 bits at a time for word-wide parts. First write the Protection Program Setup command, C0h. The next write to the device will latch in address and data and program the specified location. The allowable addresses are shown in Appendix E. See [Figure 20, “Protection Register Programming Flowchart”](#) on page 45.

Any attempt to address Protection Program commands outside the defined protection register address space will result in a status register error (program error bit SR.4 will be set to 1). Attempting to program or to a previously locked protection register segment will result in a status register error (program error bit SR.4 and lock error bit SR.1 will be set to 1).

3.8.3 Locking the Protection Register

The user-programmable segment of the protection register is lockable by programming Bit 1 of the PR-LOCK location to 0. Bit 0 of this location is programmed to 0 at the Intel factory to protect the unique device number. This bit is set using the Protection Program command to program FFFDh to the PR-LOCK location. After these bits have been programmed, no further changes can be made to the values stored in the protection register. A Protection Program command to locked words will result in a status register error (program error bit SR.4 and Lock Error bit SR.1 will be set to 1). The protection register lockout state is not reversible.

Figure 3. Protection Register Memory Map



0645_05

3.9 Additional Flash Features

Intel 3 Volt Advanced+ Stacked-CSP products provide in-system programming and erase in the 1.65 V–3.3 V range. For fast production programming, it also includes a low-cost, backward-compatible 12 V programming feature.

3.9.1 Improved 12 Volt Production Programming

When $F-V_{PP}$ is between 1.65 V and 3.3 V, all program and erase current is drawn through the $F-V_{CC}$ signal. Note that if $F-V_{PP}$ is driven by a logic signal, $V_{IH\ min} = 1.65\ V$. That is, $F-V_{PP}$ must remain above 1.65 V to perform in-system flash modifications. When $F-V_{PP}$ is connected to a 12 V power supply, the device draws program and erase current directly from the $F-V_{PP}$ signal. This eliminates the need for an external switching transistor to control the voltage $F-V_{PP}$. [Figure 12, “Example Power Supply Configurations” on page 35](#) shows examples of how the flash power supplies can be configured for various usage models.

The 12 V F-V_{PP} mode enhances programming performance during the short period of time typically found in manufacturing processes; however, it is not intended for extended use. 12 V may be applied to F-V_{PP} during program and erase operations for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. F-V_{PP} may be connected to 12 V for a total of 80 hours maximum. Stressing the device beyond these limits may cause permanent damage.

3.9.2 F-V_{PP} ≤ V_{PPLK} for Complete Protection

In addition to the flexible block locking, the F-V_{PP} programming voltage can be held low for absolute hardware write protection of all blocks in the flash device. When F-V_{PP} is below V_{PPLK}, any program or erase operation will result in an error, prompting the corresponding status register bit (SR.3) to be set.

4.0 Electrical Specifications

4.1 Absolute Maximum Ratings

Parameter	Maximum Rating
Extended Operating Temperature During Read During Flash Block Erase and Program Temperature under Bias	–25°C to +85°C
Storage Temperature	–65°C to +125°C
Voltage on Any Ball (except F-V _{CC} / F-V _{CCQ} / S-V _{CC} and F-V _{PP}) with Respect to GND	–0.5 V to +3.3 V ⁽¹⁾
F-V _{PP} Voltage (for BLock Erase and Program) with Respect to GND	–0.5 V to +13.5 V ^(1,2,4)
F-V _{CC} / F-V _{CCQ} / S-V _{CC} Supply Voltage with Respect to GND	–0.2V to +3.3 V
Output Short Circuit Current	100 mA ⁽³⁾

NOTES:

1. Minimum DC voltage is –0.5 V on input/output balls. During transitions, this level may undershoot to –2.0 V for periods < 20 ns. Maximum DC voltage on input/output balls is F-V_{CC} / F-V_{CCQ} / S-V_{CC} + 0.5 V which, during transitions, may overshoot to F-V_{CC} / F-V_{CCQ} / S-V_{CC} + 2.0 V for periods < 20 ns.
2. Maximum DC voltage on F-V_{PP} may overshoot to +14.0 V for periods < 20 ns.
3. F-V_{PP} voltage is normally 1.65 V–3.3 V. Connection to supply of 11.4 V–12.6 V can only be done for 1000 cycles on the main blocks and 2500 cycles on the parameter blocks during program/erase. F-V_{PP} may be connected to 12 V for a total of 80 hours maximum. See [Section 3.9.1](#) for details
4. Output shorted for no more than one second. No more than one output shorted at a time.

NOTICE: This datasheet contains information on products in full production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

Warning: Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. These are stress ratings only. Operation beyond the “Operating Conditions” is not recommended and extended exposure beyond the “Operating Conditions” may affect device reliability.

4.2 Operating Conditions

Table 9. Temperature and Voltage Operating Conditions

Symbol	Parameter	Notes	Min	Max	Units
T_A	Operating Temperature		-25	+85	°C
V_{CC} / V_{CCQ}	F- V_{CC} / F- V_{CCQ} / S- V_{CC} Supply Voltage	1	2.7	3.3	Volts
V_{PP1}	Supply Voltage	1	1.65	3.3	Volts
V_{PP2}		1, 2	11.4	12.6	Volts
Cycling	Block Erase Cycling	2	100,000		Cycles

NOTES:

1. F- V_{CC} / F- V_{CCQ} must share the same supply. F- V_{CC} / S- V_{CC} must share the same supply when not in data retention.
2. Applying F- $V_{PP} = 11.4\text{ V} - 12.6\text{ V}$ during a program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. F- V_{PP} may be connected to 12 V for a total of 80 hours maximum. See [Section 3.9.1](#) for details.

4.3 Capacitance

$T_A = +25^\circ\text{C}$, $f = 1\text{ MHz}$

Sym	Parameter	Notes	Typ	Max	Units	Conditions
C_{IN}	Input Capacitance	1	16	18	pF	$V_{IN} = 0\text{ V}$
C_{OUT}	Output Capacitance	1	20	22	pF	$V_{OUT} = 0\text{ V}$

NOTE: 1. Sampled, not 100% tested.

4.4 DC Characteristics

Table 10. DC Characteristics (Sheet 1 of 2)

Symbol	Parameter	Device	Note	2.7 V – 3.3 V		Unit	Test Conditions
				Typ	Max		
I_{LI}	Input Load Current	Flash/ SRAM	1		± 2	μA	F- $V_{CC}/S-V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ Max or GND}$
I_{LO}	Output Leakage Current	Flash/ SRAM	1	0.2	± 10	μA	F- $V_{CC}/S-V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ Max or GND}$
I_{CCS}	V_{CC} Standby Current	Flash	1	10	25	μA	F- $V_{CC} = V_{CC} \text{ Max}$ F-CE# = F-RP# = V_{CC} F-WP# = V_{CC} or GND $V_{IN} = V_{CC} \text{ Max or GND}$
		2-Mb SRAM	1	-	10	μA	S- $V_{CC} = V_{CC} \text{ Max}$ S-CS ₁ # = V_{CC} , S-CS ₂ = V_{CC} or S-CS ₂ = GND $V_{IN} = V_{CC} \text{ Max or GND}$
		4-Mb SRAM	1	-	20	μA	
		8-Mb SRAM	1	-	40	μA	
I_{CCD}	V_{CC} Deep Power-Down Current	Flash	1	7	25	μA	F- $V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ Max or GND}$ F-RP# = GND $\pm 0.2 \text{ V}$
I_{CC}	Operating Power Supply Current (cycle time = 1 μs)	2-Mb SRAM	1	-	7	mA	$I_{IO} = 0 \text{ mA}$, S-CS ₁ # = V_{IL} S-CS ₂ = S-WE# = V_{IH} $V_{IN} = V_{IL}$ or V_{IH}
		4-Mb SRAM	1	-	10	mA	
		8-Mb SRAM	1	-	20	mA	
I_{CC2}	Operating Power Supply Current (min cycle time)	2-Mb SRAM	1	-	40	mA	Cycle time = Min, 100% duty, $I_{IO} = 0 \text{ mA}$, S-CS ₁ # = V_{IL} , S-CS ₂ = V_{IH} , $V_{IN} = V_{IL}$ or V_{IH}
		4-Mb SRAM	1	-	45	mA	
		8-Mb SRAM	1	-	50	mA	
I_{CCR}	V_{CC} Read Current	Flash	1,2	9	18	mA	F- $V_{CC} = V_{CC} \text{ Max}$ F-OE# = V_{IH} , F-CE# = V_{IL} $f = 5 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IL}$ or V_{IH}
I_{CCW}	V_{CC} Program Current	Flash	1,3	18	55	mA	F- $V_{PP} = V_{PP1}$ Program in Progress
				8	15	mA	F- $V_{PP} = V_{PP2} (12 \text{ V})$ Program in Progress
I_{CCE}	V_{CC} Erase Current	Flash	1,3	16	45	mA	F- $V_{PP} = V_{PP1}$ Erase in Progress
				8	15	mA	F- $V_{PP} = V_{PP2} (12 \text{ V})$ Erase in Progress

Table 10. DC Characteristics (Sheet 2 of 2)

Symbol	Parameter	Device	Note	2.7 V – 3.3 V		Unit	Test Conditions
				Typ	Max		
I_{CCES}	V_{CC} Erase Suspend Current	Flash	1,3,4	10	25	μA	F-CE# = V_{CC} , Erase Suspend in Progress
I_{CCWS}	V_{CC} Program Suspend Current	Flash	1,3,4	10	25	μA	F-CE# = V_{CC} , Program Suspend in Progress
I_{PPD}	F- V_{PP} Deep Power-Down Current	Flash	1	0.2	5	μA	F-RP# = GND \pm 0.2 V F- $V_{PP} \leq V_{CC}$
I_{PPS}	F- V_{PP} Standby Current	Flash	1	0.2	5	μA	F- $V_{PP} \leq V_{CC}$
I_{PPR}	F- V_{PP} Read Current	Flash	1	2	± 15	μA	F- $V_{PP} \leq V_{CC}$
			1,2	50	200	μA	F- $V_{PP} \geq V_{CC}$
I_{PPW}	F- V_{PP} Program Current	Flash	1,2	0.05	0.1	mA	F- $V_{PP} = V_{PP1}$ Program in Progress
				8	22	mA	F- $V_{PP} = V_{PP2}$ (12 V) Program in Progress
I_{PPE}	F- V_{PP} Erase Current	Flash	1,2	0.05	0.1	mA	F- $V_{PP} = V_{PP1}$ Program in Progress
				8	22	mA	F- $V_{PP} = V_{PP2}$ (12 V) Program in Progress
I_{PPES}	F- V_{PP} Erase Suspend Current	Flash	1,2	0.2	5	μA	F- $V_{PP} = V_{PP1}$ Erase Suspend in Progress
				50	200	μA	F- $V_{PP} = V_{PP2}$ (12 V) Erase Suspend in Progress
I_{PPWS}	F- V_{PP} Program Suspend Current	Flash	1,2	0.2	5	μA	F- $V_{PP} = V_{PP1}$ Program Suspend in Progress
				50	200	μA	F- $V_{PP} = V_{PP2}$ (12 V) Program Suspend in Progress

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at nominal F- V_{CC} /S- V_{CC} , $T_A = +25^\circ C$.
2. Automatic Power Savings (APS) reduces I_{CCR} to approximately standby levels in static operation (CMOS inputs).
3. Sampled, not 100% tested.
4. I_{CCES} and I_{CCWS} are specified with device de-selected. If device is read while in erase suspend, current draw is sum of I_{CCES} and I_{CCR} . If the device is read while in program suspend, current draw is the sum of I_{CCWS} and I_{CCR} .


Table 11. DC Characteristics, Continued

Symbol	Parameter	Device	Note	2.7 V – 3.3 V		Unit	Test Conditions
				Min	Max		
V_{IL}	Input Low Voltage	Flash/ SRAM		–0.2	0.6	V	
V_{IH}	Input High Voltage	Flash/ SRAM		2.2	$V_{CC} + 0.2$	V	
V_{OL}	Output Low Voltage	Flash/ SRAM		–0.10	0.10	V	$F-V_{CC}/S-V_{CC} = V_{CC} \text{ Min}$ $I_{OL} = 100 \mu\text{A}$
V_{OH}	Output High Voltage	Flash/ SRAM		$V_{CC} - 0.1$		V	$F-V_{CC}/S-V_{CC} = V_{CC} \text{ Min}$ $I_{OH} = -100 \mu\text{A}$
V_{PPLK}	F- V_{PP} Lock-Out Voltage	Flash	1		1.0	V	Complete Write Protection
V_{PP1}	F- V_{PP} during Program / Erase	Flash	1	1.65	3.3	V	
V_{PP2}	Operations		1,2	11.4	12.6		
V_{LKO}	V_{CC} Prog/Erase Lock Voltage	Flash		1.5		V	
V_{LKO}	V_{CC} Prog/Erase Lock Voltage	Flash		1.5		V	
V_{IL}	Input Low Voltage	Flash/ SRAM		–0.2	0.6	V	
V_{IH}	Input High Voltage	Flash/ SRAM		2.2	$V_{CC} + 0.2$	V	

NOTES:

1. Erase and Program are inhibited when $F-V_{PP} < V_{PPLK}$ and not guaranteed outside the valid $F-V_{PP}$ ranges of V_{PP1} and V_{PP2} .
2. Applying $F-V_{PP} = 11.4 \text{ V} - 12.6 \text{ V}$ during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. $F-V_{PP}$ may be connected to 12 V for a total of 80 hours maximum. See [Section 3.9.1](#) for details.

Figure 4. Input/Output Reference Waveform




0645_07

NOTE: AC test inputs are driven at V_{CCQ} for a logic “1” and 0.0V for a logic “0.” Input timing begins, and output timing ends, at $V_{CCQ}/2$. Input rise and fall times (10%–90%) <10 ns. Worst case speed conditions are when $V_{CCQ} = V_{CCQ\text{Min}}$.



Figure 5. Test Configuration



0666_05

NOTE: C_L includes jig capacitance.

Flash Test Configuration Component Values Table

Test Configuration	C _L (pF)	R ₁ (Ω)	R ₂ (Ω)
2.7 V–3.3 V Standard Test	50	25K	25K

4.5 Flash AC Characteristics—Read Operations

Table 12. Flash AC Characteristics—Read Operations

#	Sym	Parameter	Density	16 Mbit				32 Mbit				Unit
			Product	-90		-110		-100		-110		
			Voltage Range	2.7 V – 3.3 V								
			Note	Min	Max	Min	Max	Min	Max	Min	Max	
R1	t _{AVAV}	Read Cycle Time		90		110		100		110		ns
R2	t _{AVQV}	Address to Output Delay			90		110		100		110	ns
R3	t _{ELQV}	F-CE# to Output Delay	1		90		110		100		110	ns
R4	t _{GLQV}	F-OE# to Output Delay	1		30		30		30		30	ns
R5	t _{PHQV}	F-RP# to Output Delay			150		150		150		150	ns
R6	t _{ELQX}	F-CE# to Output in Low Z	2	0		0		0		0		ns
R7	t _{GLQX}	F-OE# to Output in Low Z	2	0		0		0		0		ns
R8	t _{EHQZ}	F-CE# to Output in High Z	2		25		25		25		25	ns
R9	t _{GHQZ}	F-OE# to Output in High Z	2		20		20		20		20	ns
R10	t _{OH}	Output Hold from Address, F-CE#, or F-OE# Change, Whichever Occurs First	2	0		0		0		0		ns


NOTES:

1. F-OE# may be delayed up to t_{ELQV}–t_{GLQV} after the falling edge of CE# without impact on t_{ELQV}
2. .Sampled, but not 100% tested.

See Figure 6, “AC Waveform: Flash Read Operations” on page 24.

See Figure 4, “Input/Output Reference Waveform” on page 21 for timing measurements and maximum allowable input slew rate.

Figure 6. AC Waveform: Flash Read Operations



4.6 Flash AC Characteristics—Write Operations

Table 13. Flash AC Characteristics—Write Operations

#	Sym	Parameter	Density	16 Mbit		32 Mbit		Unit
			Product	-90	-110	-100	-110	
			Voltage Range	2.7 V – 3.3 V				
			Note	Min	Max	Min	Max	
W1	t_{PHWL} / t_{PHEL}	F-RP# High Recovery to F-WE# (F-CE#) Going Low		150	150	150	150	ns
W2	t_{ELWL} / t_{WLEL}	F-CE# (F-WE#) Setup to F-WE# (F-CE#) Going Low		0	0	0	0	ns
W3	t_{ELEH} / t_{WLWH}	F-WE# (F-CE#) Pulse Width	1	60	70	70	70	ns
W4	t_{DVWH} / t_{DVEH}	Data Setup to F-WE# (F-CE#) Going High	2	50	60	60	60	ns
W5	t_{AVWH} / t_{AVEH}	Address Setup to F-WE# (F-CE#) Going High	2	60	70	70	70	ns
W6	t_{WHEH} / t_{EHWH}	F-CE# (F-WE#) Hold Time from F-WE# (F-CE#) High		0	0	0	0	ns
W7	t_{WHDX} / t_{EHDX}	Data Hold Time from F-WE# (F-CE#) High	2	0	0	0	0	ns
W8	t_{WHAX} / t_{EHAX}	Address Hold Time from F-WE# (F-CE#) High	2	0	0	0	0	ns
W9	t_{WHWL} / t_{EHEL}	F-WE# (F-CE#) Pulse Width High	1	30	30	30	30	ns
W10	t_{VPWH} / t_{VPEH}	F-V _{PP} Setup to F-WE# (F-CE#) Going High	3	200	200	200	200	ns
W11	t_{QVVL}	F-V _{PP} Hold from Valid SRD	3	0	0	0	0	ns

NOTES:

- Write pulse width (t_{WP}) is defined from F-CE# or F-WE# going low (whichever goes low last) to F-CE# or F-WE# going high (whichever goes high first). Hence, $t_{WP} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. Similarly, write pulse width high (t_{WPH}) is defined from F-CE# or F-WE# going high (whichever goes high first) to F-CE# or F-WE# going low (whichever goes low first). Hence, $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$.
- Refer to [Table 5, “Flash Memory Command Definitions” on page 11](#) for valid A_{IN} or D_{IN} .
- Sampled, but not 100% tested.

See [Figure 4, “Input/Output Reference Waveform” on page 21](#) for timing measurements and maximum allowable input slew rate.

See [Figure 7, “AC Waveform: Flash Program and Erase Operations” on page 27](#).

4.7 Flash Erase and Program Timings⁽¹⁾


Table 14. Flash Erase and Program Timings

Symbol	Parameter	F-V _{PP}	1.65 V– 3.3 V		11.4 V– 12.6 V		Unit
		Note	Typ ⁽¹⁾	Max	Typ ⁽¹⁾	Max	
t _{BWPB}	4-KW Parameter Block Program Time (Word)	2, 3	0.10	0.30	0.03	0.12	s
t _{BWMB}	32-KW Main Block Program Time (Word)	2, 3	0.8	2.4	0.24	1	s
t _{WHQV1} / t _{EHQV1}	Word Program Time	2, 3	22	200	8	185	μs
t _{WHQV2} / t _{EHQV2}	4-KW Parameter Block Erase Time (Word)	2, 3	0.5	4	0.4	4	s
t _{WHQV3} / t _{EHQV3}	32-KW Main Block Erase Time (Word)	2, 3	1	5	0.6	5	s
t _{WHRH1} / t _{EHRH1}	Program Suspend Latency	3	5	10	5	10	μs
t _{WHRH2} / t _{EHRH2}	Erase Suspend Latency	3	5	20	5	20	μs

NOTES:

1. Typical values measured at T_A = +25 °C and nominal voltages.
2. Excludes external system-level overhead.
3. Sampled, but not 100% tested.

Figure 7. AC Waveform: Flash Program and Erase Operations



NOTES:

1. F-CE# must be toggled low when reading Status Register Data. F-WE# must be inactive (high) when reading Status Register Data.
- A. F- V_{CC} Power-Up and Standby.
 B. Write Program or Erase Setup Command.
 C. Write Valid Address and Data (for Program) or Erase Confirm Command.
 D. Automated Program or Erase Delay.
 E. Read Status Register Data (SRD): reflects completed program/erase operation.
 F. Write Read Array Command.

4.8 Flash Reset Operations

Figure 8. AC Waveform: Reset Operation




Table 15. Reset Specifications⁽¹⁾

Symbol	Parameter	Note	F-V _{CC} 2.7 V – 3.3 V		Unit
			Min	Max	
t_{PLPH}	F-RP# Low to Reset during Read (If F-RP# is tied to V _{CC} , this specification is not applicable)	2,4	100		ns
t_{PLRH1}	F-RP# Low to Reset during Block Erase	3,4		22	μs
t_{PLRH2}	F-RP# Low to Reset during Program	3,4		12	μs

NOTES:

1. See [Section 2.1.4, "Flash Reset" on page 7](#) for a full description of these conditions.
2. If t_{PLPH} is < 100 ns the device may still reset but this is not guaranteed.
3. If F-RP# is asserted while a block erase or word program operation is not executing, the reset will complete within 100 ns.
4. Sampled, but not 100% tested.

4.9 SRAM AC Characteristics—Read Operations⁽¹⁾


Table 16. SRAM AC Characteristics—Read Operations⁽¹⁾

#	Sym	Parameter	Density		2/4/8 Mbit		Unit
			Voltage Range		2.7 V– 3.3 V		
				Note	Min	Max	
R1	t _{RC}	Read Cycle Time			70	–	ns
R2	t _{AA}	Address to Output Delay			–	70	ns
R3	t _{CO1} , t _{CO2}	S-CS1#, S-CS2 to Output Delay			–	70	ns
R4	t _{OE}	S-OE# to Output Delay			–	35	ns
R5	t _{BA}	S-UB#, LB# to Output Delay			–	70	ns
R6	t _{LZ1} , t _{LZ2}	S-CS1#, S-CS2 to Output in Low Z	2,3		5	–	ns
R7	t _{OLZ}	S-OE# to Output in Low Z	3		0	–	ns
R8	t _{HZ1} , t _{HZ2}	S-CS1#, S-CS2 to Output in High Z	2,3,4		0	25	ns
R9	t _{OHZ}	S-OE# to Output in High Z	3,4		0	25	ns
R10	t _{OH}	Output Hold from Address, S-CS1#, S-CS2, or S-OE# Change, Whichever Occurs First			0	–	ns
R11	t _{BLZ}	S-UB#, S-LB# to Output in Low Z	3		0	–	ns
R12	t _{BHZ}	S-UB#, S-LB# to Output in High Z	3		0	25	ns

NOTE:

1. See [Figure 9, “AC Waveform: SRAM Read Operations” on page 30](#).
2. At any given temperature and voltage condition, t_{HZ} (Max) is less than and t_{LZ} (Max) both for a given device and from device to device interconnection.
3. Sampled, but not 100% tested.
4. Timings of t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

Figure 9. AC Waveform: SRAM Read Operations



4.10 SRAM AC Characteristics—Write Operations^(1, 2)


Table 17. SRAM AC Characteristics—Write Operations^(1,2)

#	Sym	Parameter	Density		2/4/8 Mbit		Unit
			Volt		2.7 V – 3.3 V		
				Note	Min	Max	
W1	t _{WC}	Write Cycle Time			70	–	ns
W2	t _{AS}	Address Setup to S-WE# (S-CS ₁ #) and S-UB#, S-LB# Going Low	3		0	–	ns
W3	t _{WP}	S-WE# (S-CS ₁ #) Pulse Width	4		55	–	ns
W4	t _{DW}	Data to Write Time Overlap			30	–	ns
W5	t _{AW}	Address Setup to S-WE# (S-CS ₁ #) Going High			60	–	ns
W6	t _{CW}	S-CE# (S-WE#) Setup to S-WE# (S-CS ₁ #) Going High			60	–	ns
W7	t _{DH}	Data Hold Time from S-WE# (S-CS ₁ #) High			0	–	ns
W8	t _{WR}	Write Recovery	5		0	–	ns
W9	t _{BW}	S-UB#, S-LB# Setup to S-WE# (S-CS ₁ #) Going High			60	–	ns

NOTES:

1. See [Figure 10, “AC Waveform: SRAM Write Operations”](#) on page 32.
2. A write occurs during the overlap (t_{WP}) of low S-CS₁# and low S-WE#. A write begins when S-CS₁# goes low and S-WE# goes low with asserting S-UB# or S-LB# for single byte operation or simultaneously asserting S-UB# and S-LB# for double byte operation. A write ends at the earliest transition when S-CS₁# goes high and S-WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WP} is measured from S-CS₁# going low to end of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as S-CS₁# or S-WE# going high.

Figure 10. AC Waveform: SRAM Write Operations



4.11 SRAM Data Retention Characteristics⁽¹⁾—Extended Temperature


Table 18. SRAM Data Retention Characteristics⁽¹⁾—Extended Temperature

Sym	Parameter	Note	Min	Typ	Max	Unit	Test Conditions
V _{DR}	S-V _{CC} for Data Retention	2	1.5	—	3.3	V	CS ₁ # ≥ V _{CC} - 0.2 V
I _{DR}	Deep Retention Current	2	—	—	6	μA	S-V _{CC} = 1.5 V CS ₁ # ≥ V _{CC} - 0.2 V
t _{SDR}	Data Retention Set-up Time		0	—	—	ns	See Data Retention Waveform
t _{RDR}	Recovery Time		t _{RC}	—	—	ns	

NOTES:

- Typical values at nominal S-V_{CC}, T_A = +25 °C.
- S-CS₁# ≥ V_{CC} - 0.2 V, S-CS₂ ≥ V_{CC} - 0.2 V (S-CS₁# controlled) or S-CS₂ ≤ 0.2 V (S-CS₂ controlled).

Figure 11. SRAM Data Retention Waveform



5.0 Migration Guide Information

Typically, it is important to discuss footprint migration compatibility between a new product and existing products. In this specific case, the Stacked CSP allows the system designer to remove two separate memory footprints for individual flash and SRAM and replace them with a single footprint, thus resulting in an overall reduction in board space required. This implies that a new printed circuit board would be used to take advantage of this feature.

Since the flash in Stacked-CSP shares the same features as the Advanced+ Boot Block Features, conversions from the Advanced Boot Block are described in *AP-658 Designing for Upgrade to the Advanced+ Boot Block Flash Memory*, order number 292216.

Please contact your local Intel representation for detailed information about specific Flash + SRAM system migrations.

6.0 System Design Considerations

This section contains information that would have been contained in a product design guide in earlier generations. In an effort to simplify the amount of documentation, relevant system design considerations have been combined into this document.

6.1 Background

The Intel Advanced+ Boot Block Stacked chip scale package combines the features of the Advanced+ Boot Block flash memory architecture with a low-power SRAM to achieve an overall reduction in system board space. This enables applications to integrate security with simple software and hardware configurations, while also combining the system SRAM and flash into one common footprint. This section discusses how to take full advantage of the 3 Volt Advanced+ Boot Block Stacked Chip Scale Package.

6.1.1 Flash + SRAM Footprint Integration

The Stacked Chip Scale Package memory solution can be used to replace a subset of the memory subsystem within a design. Where a previous design may have used two separate footprints for SRAM and Flash, you can now replace with the industry-standard I-ballout of the Stacked CSP device. This allows for an overall reduction in board space, which allows the design to integrate both the flash and the SRAM into one component.

6.1.2 Advanced+ Boot Block Flash Memory Features

Advanced+ Boot Block adds the following new features to Intel Advanced Boot Block architecture:

- Instant, individual block locking provides software/hardware controlled, independent locking/unlocking of any block with zero latency to protect code and data.
- A 128-bit Protection Register enables system security implementations.
- Improved 12 V production programming simplifies the system configuration required to implement 12 V fast programming.
- Common Flash Interface (CFI) provides component information on the chip to allow software-independent device upgrades.

For more information on specific advantages of the Advanced+ Boot Block Flash Memory, please see *AP-658 Designing with the Advanced+ Boot Block Flash Memory Architecture*.

6.2 Flash Control Considerations

The flash device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply, F-V_{PP} or F-V_{CC}, powers-up first. Example flash power supply configurations are shown in [Figure 12, “Example Power Supply Configurations” on page 35](#).

6.2.1 F-RP# Connected to System Reset

The use of F-RP# during system reset is important with automated program/erase devices since the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization will not occur because the flash memory may be providing status information instead of array data. Intel recommends connecting F-RP# to the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.

System designers must guard against spurious writes when F- V_{CC} voltages are above V_{LKO} . Since both F-WE# and F-CE# must be low for a command write, driving either signal to V_{IH} will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until F-RP# is brought to V_{IH} , regardless of the state of its control inputs.


By holding the device in reset (F-RP# connected to system PowerGood) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

6.2.2 F- V_{CC} , F- V_{PP} and F-RP# Transition

The CUI latches commands as issued by system software and is not altered by F- V_{PP} or F-CE# transitions or WSM actions. Its default state upon power-up, after exit from reset mode or after F- V_{CC} transitions above V_{LKO} (Lockout voltage), is read array mode.

After any program or block erase operation is complete (even after F- V_{PP} transitions down to V_{PPLK}), the CUI must be reset to read array mode via the Read Array command if access to the flash memory array is desired.

Figure 12. Example Power Supply Configurations



NOTE: 1. A resistor can be used if the F- V_{CC} supply can sink adequate current based on resistor value.

6.3 Noise Reduction

Stacked-CSP memory's power switching characteristics require careful device decoupling. System designers should consider three supply current issues for both the flash and SRAM:

1. Standby current levels (I_{CCS})
2. Read current levels (I_{CCR})
3. Transient peaks produced by falling and rising edges of F-CE#, S-CS₁#, and S-CS₂.


Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each device should have a capacitors between individual power (F-V_{CC}, F-V_{CCQ}, F-V_{PP}, S-V_{CC}) and ground (GND) signals. High-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

Noise issues within a system can cause devices to operate erratically if it is not adequately filtered. In order to avoid any noise interaction issues within a system, it is recommended that the design contain the appropriate number of decoupling capacitors in the system. Noise issues can also be reduced if leads to the device are kept very short, in order to reduce inductance.

Decoupling capacitors between V_{CC} and V_{SS} reduce voltage spikes by supplying the extra current needed during switching. Placing these capacitors as close to the device as possible reduces line inductance. The capacitors should be low inductance capacitors; surface mount capacitors typically exhibit lower inductance.

It is highly recommended that systems use a 0.1 µf capacitor for each of the D9, D10, A10 and E4 grid ballout locations (see [Figure 1, "68-Ball Stacked Chip Scale Package" on page 2](#) for ballout). These capacitors are necessary to avoid undesired conditions created by excess noise. Smaller capacitors can be used to decouple higher frequencies.

Figure 13. Typical Flash + SRAM Substrate Power and Ground Connections



NOTES:

1. Substrate connections refer to ballout locations shown in [Figure 1, "68-Ball Stacked Chip Scale Package"](#) on [page 2](#).
2. 0.1μf capacitors should be used with D9, D10, A10 and E4.
3. Some SRAM devices do not have a S-V_{SSQ}; in this case, this pad is a S-V_{SS}.
4. Some SRAM devices do not have a S-V_{SSQ}; in this case, this pad is a V_{CC}.

6.4 Simultaneous Operation

The term simultaneous operation is used to describe the ability to read or write to the SRAM while also programming or erasing flash. In addition, F-CE#, S-CS₁# and S-CS₂ should not be enabled at the same time. (See [Table 2, "3 Volt Advanced+ Stacked-CSP Ball Descriptions"](#) on [page 3](#) for a summary of recommended operating modes.) Simultaneous operation of the can be summarized by the following:

- SRAM read/write are during a Flash Program or Erase Operation are allowed.
- Simultaneous Bus Operations between the Flash and SRAM are **not** allowed (because of bus contention).

6.4.1 SRAM Operation during Flash “Busy”

This functionality provides the ability to use both the flash and the SRAM “at the same time” within a system, similar to the operation of two devices with separate footprints. This operation can be achieved by following the appropriate timing constraints within a system.


6.4.2 Simultaneous Bus Operations

Operations that require both the SRAM and Flash to be in active mode are disallowed. An example of these cases would include simultaneous reads on both the flash and SRAM, which would result in contention for the data bus. Finally, a read of one device while attempting to write to the other (similar to the conditions of direct memory access (DMA) operation) are also not within the recommended operating conditions. Basically, only one memory can drive the outputs out the device at one given point in time.

6.5 Printed Circuit Board Notes

The Intel Stacked CSP will save significant space on your PCB by combining two chips into one BGA style package. Intel Stacked CSP has a 0.8 mm pitch that can be routed on your Printed Circuit Board with conventional design rules. Trace widths of 0.127 mm (0.005 inches) are typical. Unused balls in the center of the package are not populated to further increase the routing options. Standard surface mount process and equipment can be used for the Intel Stacked CSP.

Figure 14. Standard PCB Design Rules Can be Used with Stacked CSP Device




NOTE: Top View

6.6 System Design Notes Summary

The Advanced+ Boot Block Stacked CSP allows higher levels of memory component integration. Different power supply configurations can be used within the system to achieve different objectives. At least three different 0.1 μ f capacitors should be used to decouple the devices within a system. SRAM reads or writes during a flash program or erase are supported operations. Standard printed circuit board technology can be used.

7.0 Ordering Information



8.0 Additional Information

Order Number	Document/Tool
292216	AP-658 Designing for Upgrade to the Advanced+ Boot Block Flash Memory
292215	AP-657 Designing with the Advanced+ Boot Block Flash Memory Architecture
Contact Your Intel Representative	Flash Data Integrator (FDI) Software Developer's Kit
297874	FDI Interactive: Play with Intel's Flash Data Integrator on Your PC

NOTES:

- Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.
- Visit Intel's World Wide Web home page at <http://www.Intel.com> or <http://developer.intel.com> for technical documentation and tools.

Appendix A Program/Erase Flowcharts

Figure 15. Automated Word Programming Flowchart






Figure 16. Program Suspend/Resume Flowchart




0645_13

Figure 17. Automated Block Erase Flowchart



0645_14


Figure 18. Erase Suspend/Resume Flowchart



0645_15




Figure 19. Locking Operations Flowchart



0645_16

Figure 20. Protection Register Programming Flowchart



0645_17

Appendix B CFI Query Structure

This appendix defines the data structure or “database” returned by the Common Flash Interface (CFI) Query command. System software should parse this structure to gain critical information such as block size, density, x8/x16, and electrical specifications. Once this information has been obtained, the software will know which command sets to use to enable flash writes, block erases, and otherwise control the flash component. The Query is part of an overall specification for multiple command set and control interface descriptions called Common Flash Interface, or CFI.

B.1 Query Structure Output

The Query “database” allows system software to gain information for controlling the flash component. This section describes the device’s CFI-compliant interface that allows the host system to access Query data.

Query data are always presented on the lowest-order data outputs (DQ₀₋₇) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two bytes of the Query structure, “Q” and “R” in ASCII, appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. Thus, the device outputs ASCII “Q” in the low byte (DQ₀₋₇) and 00h in the high byte (DQ₈₋₁₅).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the “h” suffix has been dropped. In addition, since the upper byte of word-wide devices is always “00h,” the leading “00” has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs can be assumed to have 00h on the upper byte in this mode.

Table 19. Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Code	ASCII Value
Device Address	10:	51	“Q”
	11:	52	“R”
	12:	59	“Y”

Table 20. Example of Query Structure Output of x16 and x8 Devices

Word Addressing			Byte Addressing		
Offset	Hex Code	Value	Offset	Hex Code	Value
A ₁₅ –A ₀	D ₁₅ –D ₀		A ₇ –A ₀	D ₇ –D ₀	
0010h	0051	“Q”	10h	51	“Q”
0011h	0052	“R”	11h	52	“R”
0012h	0059	“Y”	12h	59	“Y”
0013h	P_IDLO	PrVendor	13h	P_IDLO	PrVendor
0014h	P_IDHI	ID #	14h	P_IDLO	ID #
0015h	PLO	PrVendor	15h	P_IDHI	ID #
0016h	PHI	TblAdr	16h
0017h	A_IDLO	AltVendor	17h		
0018h	A_IDHI	ID #	18h		
...		

B.2 Query Structure Overview

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or “database.” The structure sub-sections and address locations are summarized below.

Table 21. Query Structure⁽¹⁾

Offset	Sub-Section Name	Description
00h		Manufacturer Code
01h		Device Code
(BA+2)h ⁽²⁾	Block Status Register	Block-specific information
04-0Fh	Reserved	Reserved for vendor-specific information
10h	CFI Query Identification String	Command set ID and vendor data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
P ⁽³⁾	Primary Intel-Specific Extended Query Table	Vendor-defined additional information specific to the Primary Vendor Algorithm

NOTES:

1. Refer to the Query Structure Output section and offset 28h for the detailed definition of offset address as a function of device bus width and mode.
2. BA = The beginning location of a Block Address (e.g., 08000h is the beginning location of block 1 when the block size is 32 Kword).
3. Offset 15 defines “P” which points to the Primary Intel-specific Extended Query Table.

B.3 Block Lock Status Register

The Block Status Register indicates whether an erase operation completed successfully or whether a given block is locked or can be accessed for flash program/erase operations.

Block Erase Status (BSR.1) allows system software to determine the success of the last block erase operation. BSR.1 can be used just after power-up to verify that the V_{CC} supply was not accidentally removed during an erase operation. This bit is only reset by issuing another erase operation to the block. The Block Status Register is accessed from word address 02h within each block.

Table 22. Block Status Register

Offset	Length	Description	Address	Value
(BA+2)h ⁽¹⁾	1	Block Lock Status Register	BA+2:	--00 or --01
		BSR.0 Block Lock Status 0 = Unlocked 1 = Locked	BA+2:	(bit 0): 0 or 1
		BSR.1 Block Lock-Down Status 0 = Not locked down 1 = Locked down	BA+2:	(bit 1): 0 or 1
		BSR 2–7: <i>Reserved for future use</i>	BA+2:	(bit 2–7): 0

NOTE: 1. BA = The beginning location of a Block Address (i.e., 008000h is the beginning location of block 1 in word mode.)

B.4 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Table 23. CFI Identification

Offset	Length	Description	Addr.	Hex Code	Value
10h	3	Query-unique ASCII string "QRY"	10: 11: 12:	--51 --52 --59	"Q" "R" "Y"
13h	2	Primary vendor command set and control interface ID code. 16-bit ID code for vendor-specified algorithms	13: 14:	--03 --00	
15h	2	Extended Query Table primary algorithm address	15: 16:	--35 --00	
17h	2	Alternate vendor command set and control interface ID code 0000h means no second vendor-specified algorithm exists	17: 18:	--00 --00	
19h	2	Secondary algorithm Extended Query Table address. 0000h means none exists	19: 1A:	--00 --00	

B.5 System Interface Information

Table 24. System Interface Information

Offset	Length	Description	Addr.	Hex Code	Value
1Bh	1	V _{CC} logic supply minimum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 BCD volts	1B:	--27	2.7 V
1Ch	1	V _{CC} logic supply maximum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 BCD volts	1C:	--36	3.6 V
1Dh	1	V _{PP} [programming] supply minimum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 HEX volts	1D:	--B4	11.4 V
1Eh	1	V _{PP} [programming] supply maximum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 HEX volts	1E:	--C6	12.6 V
1Fh	1	"n" such that typical single word program time-out = 2 ⁿ μs	1F:	--05	32 μs
1Bh	1	V _{CC} logic supply minimum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 BCD volts	1B:	--27	2.7 V
1Ch	1	V _{CC} logic supply maximum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 BCD volts	1C:	--36	3.6 V
1Dh	1	V _{PP} [programming] supply minimum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 HEX volts	1D:	--B4	11.4 V
1Eh	1	V _{PP} [programming] supply maximum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 HEX volts	1E:	--C6	12.6 V
1Fh	1	"n" such that typical single word program time-out = 2 ⁿ μs	1F:	--05	32 μs
1Bh	1	V _{CC} logic supply minimum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 BCD volts	1B:	--27	2.7 V
1Ch	1	V _{CC} logic supply maximum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 BCD volts	1C:	--36	3.6 V
1Dh	1	V _{PP} [programming] supply minimum program/erase voltage bits 0–3 BCD 100 mV bits 4–7 HEX volts	1D:	--B4	11.4 V
20h	1	"n" such that typical max. buffer write time-out = 2 ⁿ μs	20:	--00	n/a
21h	1	"n" such that typical block erase time-out = 2 ⁿ ms	21:	--0A	1 s
22h	1	"n" such that typical full chip erase time-out = 2 ⁿ ms	22:	--00	n/a
23h	1	"n" such that maximum word program time-out = 2 ⁿ times typical	23:	--04	512 μs
24h	1	"n" such that maximum buffer write time-out = 2 ⁿ times typical	24:	--00	n/a
25h	1	"n" such that maximum block erase time-out = 2 ⁿ times typical	25:	--03	8 s
26h	1	"n" such that maximum chip erase time-out = 2 ⁿ times typical	26:	--00	NA

B.6 Device Geometry Definition

Table 25. Device Geometry Definition

Offset	Length	Description	Code See Table Below		
27h	1	"n" such that device size = 2^n in number of bytes	27:		
28h	2	Flash device interface: <u>x8 async</u> <u>x16 async</u> <u>x8/x16 async</u> 28:00,29:00 28:01,29:00 28:02,29:00	28:	--01	x16
			29:	--00	
2Ah	2	"n" such that maximum number of bytes in write buffer = 2^n	2A:	--00	0
			2B:	--00	
2Ch	1	Number of erase block regions within device: 1. x = 0 means no erase blocking; the device erases in "bulk" 2. x specifies the number of device or partition regions with one or more contiguous same-size erase blocks. 3. Symmetrically blocked partitions have one blocking region 4. Partition size = (total blocks) x (individual block size)	2C:	--02	2
2Dh	4	Erase Block Region 1 Information bits 0–15 = y, y+1 = number of identical-size erase blocks bits 16–31 = z, region erase block(s) size are z x 256 bytes	2D:		
			2E:		
			2F:		
			30:		
31h	4	Erase Block Region 2 Information bits 0–15 = y, y+1 = number of identical-size erase blocks bits 16–31 = z, region erase block(s) size are z x 256 bytes	31:		
			32:		
			33:		
			34:		

Device Geometry Definition				
Address	16 Mbit		32 Mbit	
	–B	–T	–B	–T
27:	--15	--15	--16	--16
28:	--01	--01	--01	--01
29:	--00	--00	--00	--00
2A:	--00	--00	--00	--00
2B:	--00	--00	--00	--00
2C:	--02	--02	--02	--02
2D:	--07	--1E	--07	--3E
2E:	--00	--00	--00	--00
2F:	--20	--00	--20	--00
30:	--00	--01	--00	--01
31:	--1E	--07	--3E	--07
32:	--00	--00	--00	--00
33:	--00	--20	--00	--20
34:	--01	--00	--01	--00

B.7 Intel-Specific Extended Query Table

Certain flash features and commands are optional. The Intel-Specific Extended Query table specifies this and other similar types of information.

Table 26. Primary-Vendor Specific Extended Query

Offset ⁽¹⁾ P = 35h	Length	Description (Optional Flash Features and Commands)	Addr.	Hex Code	Value
(P+0)h	3	Primary extended query table	35:	--50	"P"
(P+1)h		Unique ASCII string "PRI"	36:	--52	"R"
(P+2)h			37:	--49	"I"
(P+3)h	1	Major version number, ASCII	38:	--31	"4"
(P+4)h	1	Minor version number, ASCII	39:	--30	"0"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	3A:	--66	
(P+6)h		bits 9–31 are reserved; undefined bits are "0." If bit 31 is "1" then another 31 bit field of optional features follows at the end of the bit-30 field.	3B:	--00	
(P+7)h			3C:	--00	
(P+8)h			3D:	--00	
		bit 0 Chip erase supported	bit 0 = 0		No
		bit 1 Suspend erase supported	bit 1 = 1		Yes
		bit 2 Suspend program supported	bit 2 = 1		Yes
		bit 3 Legacy lock/unlock supported	bit 3 = 0		No
		bit 4 Queued erase supported	bit 4 = 0		No
		bit 5 Instant individual block locking supported	bit 5 = 1		Yes
	bit 6 Protection bits supported	bit 6 = 1		Yes	
	bit 7 Page mode read supported	bit 7 = 0		No	
	bit 8 Synchronous read supported	bit 8 = 0		No	
(P+9)h	1	Supported functions after suspend: read array, status, query	3E:	--01	
		Other supported operations are: <i>bits 1–7 reserved; undefined bits are "0"</i> bit 0 Program supported after erase suspend	bit 0 = 1		
(P+A)h	2	Block status register mask	3F:	--03	
(P+B)h		bits 2–15 are Reserved; undefined bits are "0"	40:	--00	
		bit 0 Block Lock-Bit Status register active	bit 0 = 1		Yes
		bit 1 Block Lock-Down Bit Status active	bit 1 = 1		Yes
(P+C)h	1	V _{CC} logic supply highest performance program/erase voltage bits 0–3 BCD value in 100 mV bits 4–7 BCD value in volts	41:	--33	3.3 V
(P+D)h	1	V _{PP} optimum program/erase supply voltage bits 0–3 BCD value in 100 mV bits 4–7 HEX value in volts	42:	--C0	12.0 V

Table 27. Protection Register Information

Offset ⁽¹⁾ P = 35h	Length	Description (Optional Flash Features and Commands)	Addr.	Hex Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space. "00h," indicates that 256 protection bytes are available	43:	--01	01
(P+F)h	4	Protection Field 1: Protection Description This field describes user-available One Time Programmable (OTP) Protection register bytes. Some are pre-programmed with device- unique serial numbers. Others are user programmable. Bits 0–15 point to the Protection register Lock byte, the section's first byte. The following bytes are factory pre-programmed and user-programmable.	44:	--80	80h
(P+10)h			45:	--00	00h
(P+11)h		bits 0–7 = Lock/bytes JEDEC-plane physical low address bits 8–15 = Lock/bytes JEDEC -plane physical high address bits 16–23 = "n" such that 2 ⁿ = factory pre- programmed bytes bits 24–31 = "n" such that 2 ⁿ = user programmable bytes	46:	--03	8 byte
(P+12)h			47:	--03	8 byte
(P+13)h		Reserved for future use	48:		

NOTE: 1. The variable P is a pointer which is defined at CFI offset 15h.

Appendix C Word-Wide Memory Map Diagrams

Table 28. 16-Mbit, and 32-Mbit Word-Wide Memory Flash Addressing (Sheet 1 of 2)

Top Boot			Bottom Boot		
Size (KW)	16 Mbit	32 Mbit	Size (KW)	16 Mbit	32 Mbit
4	FF000-FFFFF	1FF000-1FFFFFF	32		1F8000-1FFFFFF
4	FE000-FEFFF	1FE000-1FEFFF	32		1F0000-1F7FFF
4	FD000-FDFFF	1FD000-1FDFFF	32		1E8000-1EFFFF
4	FC000-FCFFF	1FC000-1FCFFF	32		1E0000-1E7FFF
4	FB000-FBFFF	1FB000-1FBFFF	32		1D8000-1DFFFF
4	FA000-FAFFF	1FA000-1FAFFF	32		1D0000-1D7FFF
4	F9000-F9FFF	1F9000-1F9FFF	32		1C8000-1CFFFF
4	F8000-F8FFF	1F8000-1F8FFF	32		1C0000-1C7FFF
32	F0000-F7FFF	1F0000-1F7FFF	32		1B8000-1BFFFF
32	E8000-EFFFF	1E8000-1EFFFF	32		1B0000-1B7FFF
32	E0000-E7FFF	1E0000-1E7FFF	32		1A8000-1AFFFF
32	D8000-DFFFF	1D8000-1DFFFF	32		1A0000-1A7FFF
32	D0000-D7FFF	1D0000-1D7FFF	32		198000-19FFFF
32	C8000-CFFFF	1C8000-1CFFFF	32		190000-197FFF
32	C0000-C7FFF	1C0000-1C7FFF	32		188000-18FFFF
32	B8000-BFFFF	1B8000-1BFFFF	32		180000-187FFF
32	B0000-B7FFF	1B0000-1B7FFF	32		178000-17FFFF
32	A8000-AFFFF	1A8000-1AFFFF	32		170000-177FFF
32	A0000-A7FFF	1A0000-1A7FFF	32		168000-16FFFF
32	98000-9FFFF	198000-19FFFF	32		160000-167FFF
32	90000-97FFF	190000-197FFF	32		158000-15FFFF
32	88000-8FFFF	188000-18FFFF	32		150000-157FFF
32	80000-87FFF	180000-187FFF	32		148000-14FFFF
32	78000-7FFFF	178000-17FFFF	32		140000-147FFF
32	70000-77FFF	170000-177FFF	32		138000-13FFFF
32	68000-6FFFF	168000-16FFFF	32		130000-137FFF
32	60000-67FFF	160000-167FFF	32		128000-12FFFF
32	58000-5FFFF	158000-15FFFF	32		120000-127FFF
32	50000-57FFF	150000-157FFF	32		118000-11FFFF
32	48000-4FFFF	148000-14FFFF	32		110000-117FFF
32	40000-47FFF	140000-147FFF	32		108000-10FFFF
32	38000-3FFFF	138000-13FFFF	32		100000-107FFF
32	30000-37FFF	130000-137FFF	32	F8000-FFFFF	0F8000-0FFFFFFF
32	28000-2FFFF	128000-12FFFF	32	F0000-F7FFF	0F0000-0F7FFF
32	20000-27FFF	120000-127FFF	32	E8000-EFFFF	0E8000-0EFFFF
32	18000-1FFFF	118000-11FFFF	32	E0000-E7FFF	0E0000-0E7FFF
32	10000-17FFF	110000-117FFF	32	D8000-DFFFF	0D8000-0DFFFF
32	08000-0FFFF	108000-10FFFF	32	D0000-D7FFF	0D0000-0D7FFF
32	00000-07FFF	100000-107FFF	32	C8000-CFFFF	0C8000-0CFFFF
32		0F8000-0FFFFFFF	32	C0000-C7FFF	0C0000-0C7FFF
32		0F0000-0F7FFF	32	B8000-BFFFF	0B8000-0BFFFF
32		0E8000-0EFFFF	32	B0000-B7FFF	0B0000-0B7FFF
32		0E0000-0E7FFF	32	A8000-AFFFF	0A8000-0AFFFF
32		0D8000-0DFFFF	32	A0000-A7FFF	0A0000-0A7FFF
32		0D0000-0D7FFF	32	98000-9FFFF	098000-09FFFF
32		0C8000-0CFFFF	32	90000-97FFF	090000-097FFF

Table 28. 16-Mbit, and 32-Mbit Word-Wide Memory Flash Addressing (Sheet 2 of 2)

32		0C0000-0C7FFF	32	88000-8FFFF	088000-08FFFF
32		0B8000-0BFFFF	32	80000-87FFF	080000-087FFF
32		0B0000-0B7FFF	32	78000-7FFFF	78000-7FFFF
32		0A8000-0AFFFF	32	70000-77FFF	70000-77FFF
32		0A0000-0A7FFF	32	68000-6FFFF	68000-6FFFF
32		098000-09FFFF	32	60000-67FFF	60000-67FFF
32		090000-097FFF	32	58000-5FFFF	58000-5FFFF
32		088000-08FFFF	32	50000-57FFF	50000-57FFF
32		080000-087FFF	32	48000-4FFFF	48000-4FFFF
32		078000-07FFFF	32	40000-47FFF	40000-47FFF
32		070000-077FFF	32	38000-3FFFF	38000-3FFFF
32		068000-06FFFF	32	30000-37FFF	30000-37FFF
32		060000-067FFF	32	28000-2FFFF	28000-2FFFF
32		058000-05FFFF	32	20000-27FFF	20000-27FFF
32		050000-057FFF	32	18000-1FFFF	18000-1FFFF
32		048000-04FFFF	32	10000-17FFF	10000-17FFF
32		040000-047FFF	32	08000-0FFFF	08000-0FFFF
32		038000-03FFFF	4	07000-07FFF	07000-07FFF
32		030000-037FFF	4	06000-06FFF	06000-06FFF
32		028000-02FFFF	4	05000-05FFF	05000-05FFF
32		020000-027FFF	4	04000-04FFF	04000-04FFF
32		018000-01FFFF	4	03000-03FFF	03000-03FFF
32		010000-017FFF	4	02000-02FFF	02000-02FFF
32		008000-00FFFF	4	01000-01FFF	01000-01FFF
32		000000-007FFF	4	00000-00FFF	00000-00FFF

Appendix D Device ID Table

Table 29. Device ID

Read Configuration Address and Data			
Item		Address	Data
Manufacturer Code	x16	00000	0089
Device Code			
16 Mbit x 16-T	x16	00001	88C2
16 Mbit x 16-B	x16	00001	88C3
32 Mbit x 16-T	x16	00001	88C4
32 Mbit x 16-B	x16	00001	88C5

NOTE: Other locations within the configuration address space are reserved by Intel for future use.

Appendix E Protection Register Addressing

Table 30. Protection Register Addressing


Word-Wide Protection Register Addressing									
Word	Use	A7	A6	A5	A4	A3	A2	A1	A0
LOCK	Both	1	0	0	0	0	0	0	0
0	Factory	1	0	0	0	0	0	0	1
1	Factory	1	0	0	0	0	0	1	0
2	Factory	1	0	0	0	0	0	1	1
3	Factory	1	0	0	0	0	1	0	0
4	User	1	0	0	0	0	1	0	1
5	User	1	0	0	0	0	1	1	0
6	User	1	0	0	0	0	1	1	1
7	User	1	0	0	0	1	0	0	0

NOTE: All address lines not specified in the above table must be 0 when accessing the Protection Register, i.e., $A_{21_A_8} = 0$.

Appendix F Mechanical and Shipping Media Details

F.1 Mechanical Specification

Figure 21. 68-Ball Stacked-CSP: 12 x 8 Matrix




NOTE: 68- ball package consists of 8 x 12 solder ball matrix, 8 rows and 12 columns. Each row is identified by a letter and the column by a number. Each ball location, thus, is designated by row & column combination.

Table 31. Packaging Specifications

	Sym	Millimeters			Inches		
		Min	Nom	Max	Min	Nom	Max
Package Height	A	1.20	1.30	1.40	0.047	0.051	0.055
Standoff	A1	0.30	0.35	0.40	0.012	0.014	0.016
Package Body Thickness	A2	0.92	0.97	1.02	0.036	0.038	0.040
Ball Lead Diameter	b	0.325	0.40	0.475	0.013	0.016	0.019
Package Body Length – 16 Mbit/2 Mbit	D	9.90	10.00	10.10	0.429	0.433	0.437
Package Body Width – 16Mbit/2Mbit	E	7.90	8.00	8.10	0.311	0.315	0.319
Package Body Length – 32 Mbit/4 Mbit, 16 Mbit/4 Mbit	D	11.90	12.00	12.10	0.469	0.472	0.476
Package Body Length – 32 Mbit/8 Mbit	D	13.90	14.00	14.10	0.547	0.551	0.555
Package Body Width – 32 Mbit/4 Mbit, 32 Mbit/8 Mbit, 16 Mbit/4 Mbit	E	7.90	8.00	8.10	0.311	0.315	0.319
Pitch	e		0.80			0.031	
Seating Plane Coplanarity	Y			0.1			0.004
Corner to First Bump Distance – 16-Mbit/2-Mbit	S1	1.10	1.20	1.30	0.0433	0.0472	0.0512
Corner to First Bump Distance – 16-Mbit/2-Mbit	S2	0.50	0.60	0.70	0.0197	0.0236	0.0276
Corner to First Bump Distance – 32-Mbit/4-Mbit, 16-Mbit/4-Mbit	S1	1.10	1.20	1.30	0.0433	0.0472	0.0512
Corner to First Bump Distance – 32-Mbit/8-Mbit	S1	2.50	2.60	2.70	0.098	0.102	0.106
Corner to First Bump Distance – 32-Mbit/4-Mbit, 16-Mbit/4-Mbit	S2	1.50	1.60	1.70	0.0591	0.0630	0.0669
Corner to First Bump Distance – 32-Mbit/8-Mbit	S2	1.10	1.20	1.30	0.0433	0.0472	0.0512

F.2 Media Information

Figure 22. Stacked CSP Device in Tray Orientation (8 mm x 10 mm and 8 mm x 12 mm)



NOTE: Drawing is not to scale and is only designed to show orientation of devices.

Figure 23. Stacked CSP Device in 24 mm Tape (8 mm x 10 mm and 8 mm x 12 mm)

