

# Low Jitter LVPECL Crystal Oscillator

#### **Features**

- Low jitter crystal oscillator (XO)
- Less than 1 ps typical root mean square (RMS) phase jitter
- Differential low-voltage positive emitter coupled logic (LVPECL) output
- Output frequency from 50 MHz to 690 MHz
- Factory-configured or field-programmable
- Integrated phase-locked loop (PLL)
- Output enable or power-down function
- Supply voltage: 3.3 V or 2.5 V
- Pb-free package: 5.0 x 3.2 mm leadless chip carrier (LCC)
- Commercial and industrial temperature ranges


### **Functional Description**

The CY2X014 is a high-performance and high-frequency XO. The device uses a Cypress proprietary low-noise PLL to synthesize the frequency from an embedded crystal.

The CY2X014 is available as a factory-configured device or as a field-programmable device. Factory-configured devices are configured for general use or they can be customer specific.

For a complete list of related documentation, click here.

### **Logic Block Diagram**





### Contents


Pin Configurations	3
Pin Definitions	
Programming Description	4
Field-programmable CY2X014	4
Factory-configured CY2X014	4
Programming Variables	4
Output Frequency	
Pin 1: Output Enable (OE) or Power Down (PD#)	4
Industrial versus Commercial Device Performance	4
Absolute Maximum Conditions	5
Operating Conditions	5
DC Electrical Characteristics	6
AC Electrical Characteristics	7
Typical Output Characteristics	
Switching Waveforms	

Termination Circuits	9
Ordering Information	10
Possible Configurations	10
Ordering Code Definitions	10
Package Diagrams	11
Acronyms	12
Document Conventions	12
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC Solutions	14



# **Pin Configurations**

Figure 1. 6-pin Ceramic LCC pinout



### **Pin Definitions**

Pin	Name	I/O Type	Description
1	OE/PD#		Output enable pin: Active HIGH. If OE = 1, CLK is enabled.  Power-down pin: Active LOW. If PD# = 0, the device is powered down and the clock is disabled. The functionality of this pin is programmable.
4, 5	CLK, CLK#	LVPECL output	Differential output clock
2	DNU	-	Do not use: DNU pins are electrically connected, but perform no function
6	$V_{DD}$	Power	Supply voltage: 2.5 V or 3.3 V
3	V <sub>SS</sub>	Power	Ground



### **Programming Description**

The CY2X014 is a programmable device. Prior to being used in an application, it must be programmed with the output frequency and other variables described in Programming Variables. Two different device types are available, each with its own programming flow. They are described in the following sections.

#### Field-programmable CY2X014

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use CyClockWizard™ software to specify the device configuration and generate a JEDEC (extension .jed) programming file. Programming of samples and prototype quantities is available using the CyClockWizard software along with a CY3675-CLKMAKER1 CyClockMaker Clock Programmer Kit with a CY3675-LCC6A socket adapter. Cypress's value-added distribution partners also provide programming services. Field-programmable devices are designated with an 'F' in the part number. They are intended for quick prototyping and inventory reduction.

The software and programmer kit hardware can be downloaded from www.cypress.com by clicking the hyperlinks in the previous paragraph.

#### Factory-configured CY2X014

For ready-to-use devices, the CY2X014 is available with no field programming required. A request for a custom configuration can be made. All requests are submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and datasheet with the programmed values. This part number is used for additional sample requests and production orders. The CY2X014 is one-time programmable (OTP).

### **Programming Variables**

#### **Output Frequency**

The CY2X014 can synthesize a frequency to a resolution of one part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2X014 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2X014 cannot generate frequencies in the ranges of 521 MHz to 529 MHz and 596 MHz to 617 MHz.

#### Pin 1: Output Enable (OE) or Power Down (PD#)

Pin 1 is programmed as either OE or PD#. The OE function is used to enable or disable the CLK output quickly, but it does not reduce core power consumption. The PD# function puts the device into a low power state, but the wake-up takes longer because the PLL must reacquire the lock.

#### **Industrial versus Commercial Device Performance**

Industrial and commercial devices have different internal crystals. They have a potentially significant impact on performance levels for applications requiring the lowest-possible phase noise. CyClockWlzard software allows the user to select between and view the expected performance of both options.

**Table 1. Device Programming Variables** 

Variable	
Output frequency	
Pin 1 function (OE or PD#)	
Temperature range (commercial or industrial)	

Page 5 of 15



### **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage		-0.5	4.4	V
V <sub>IN</sub> <sup>[1]</sup>	Input voltage, DC	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	V
T <sub>S</sub>	Temperature, storage	Non operating	<b>-</b> 55	135	°C
T <sub>J</sub>	Temperature, junction		-40	135	°C
ESD <sub>HBM</sub>	Electrostatic discharge (ESD) protection human body model (HBM)	JEDEC STD 22-A114-B	2000	_	V
Θ <sub>JA</sub> <sup>[2]</sup>	Thermal resistance, junction to ambient	0 m/s airflow	6	64	°C/W

# **Operating Conditions**

Parameter	Description	Min	Тур	Max	Unit
$V_{DD}$	3.3-V supply voltage range		3.3	3.6	V
	2.5-V supply voltage range	2.375	2.5	2.625	V
T <sub>PU</sub>	Power-up time for $V_{\text{DD}}$ to reach minimum specified voltage (power ramp is monotonic)	0.05	_	500	ms
T <sub>A</sub>	Ambient temperature (commercial)	0	_	70	°C
	Ambient temperature (industrial)	-40	_	85	°C

Document Number: 001-10179 Rev. \*J

Notes

1. The voltage on any input or I/O pin cannot exceed the power pin during power up.

2. Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.



### **DC Electrical Characteristics**

Parameter	Description	Condition	Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[3]</sup>	Operating supply current	$V_{DD}$ = 3.6 V, CLK = 150 MHz, OE/PD# = $V_{DD}$ , output terminated	-	_	150	mA
		$V_{DD}$ = 2.625 V, CLK = 150 MHz, OE/PD# = $V_{DD}$ , output terminated	-	-	145	mA
I <sub>SB</sub>	Standby supply current	PD# = V <sub>SS</sub>	-	-	200	μΑ
V <sub>OH</sub>	LVPECL high output voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	V <sub>DD</sub> – 1.15	_	V <sub>DD</sub> – 0.75	V
V <sub>OL</sub>	LVPECL low output voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	V <sub>DD</sub> – 2.0	_	V <sub>DD</sub> – 1.625	V
V <sub>OD1</sub>	LVPECL output voltage swing (V <sub>OH</sub> – V <sub>OL</sub> )	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	600	-	1000	mV
V <sub>OD2</sub>	LVPECL output voltage swing (V <sub>OH</sub> – V <sub>OL</sub> )	$V_{DD}$ = 2.5 V, R <sub>TERM</sub> = 50 Ω to $V_{DD}$ – 1.5 V	500	_	1000	mV
V <sub>OCM</sub>	LVPECL output common mode voltage (V <sub>OH</sub> + V <sub>OL</sub> )/2	$V_{DD}$ = 2.5 V, R <sub>TERM</sub> = 50 Ω to $V_{DD}$ – 1.5 V	1.2	_	_	V
I <sub>OZ</sub>	LVPECL output leakage current	PD#/OE = V <sub>SS</sub>	-35	_	35	μΑ
V <sub>IH</sub>	Input high voltage		0.7 × V <sub>DD</sub>	_	-	V
V <sub>IL</sub>	Input low voltage		-	-	0.3 × V <sub>DD</sub>	V
I <sub>IH</sub>	Input high current	Input = V <sub>DD</sub>	-	-	115	μΑ
I <sub>IL</sub>	Input low current	Input = V <sub>SS</sub>	_	-	50	μΑ
C <sub>IN</sub>	Input capacitance		_	15	_	pF

 $<sup>\</sup>begin{tabular}{ll} \textbf{Note} \\ \textbf{3.} & \textbf{I}_{DD} \ \text{includes} \ \texttt{\sim} 24 \ \text{mA} \ \text{of current that is dissipated externally in the output termination resistors.} \\ \end{tabular}$ 



### **AC Electrical Characteristics**

The following table lists the AC electrical specifications for this device.

Parameter [4]	Description	Condition	Min	Тур	Max	Unit
F <sub>OUT</sub>	Output frequency [5]		50	_	690	MHz
FSC	Frequency stability, commercial devices <sup>[6]</sup>	V <sub>DD</sub> = min to max, T <sub>A</sub> = 0 °C to 70 °C	-	_	±35	ppm
FSI	Frequency stability, industrial devices <sup>[6]</sup>	$V_{DD}$ = min to max, $T_A$ = -40 °C to 85 °C	-	-	±55	ppm
AG	Aging, 10 years		_	_	±15	ppm
T <sub>DC</sub>	Output duty cycle	F ≤ 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
T <sub>R</sub> , T <sub>F</sub>	Output rise and fall time	20% and 80% of full output swing	0.2	0.4	1.0	ns
T <sub>OHZ</sub>	Output disable time	Time from falling edge on OE to stopped outputs (asynchronous)	_	-	100	ns
T <sub>OE</sub>	Output enable time	Time from rising edge on OE to outputs at a valid frequency (asynchronous)	_	-	100	ns
T <sub>LOCK</sub>	Startup time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}$ (min.) or from PD# rising edge	-	_	10	ms
$T_{Jitter(\phi)}$	RMS phase jitter (random)	F <sub>OUT</sub> = 106.25 MHz (12 kHz to 20 MHz)	_	1	_	ps
		Pre-defined factory configurations		_	•	ps


#### Notes

<sup>4.</sup> Not 100% tested, guaranteed by design and characterization.
5. This parameter is specified in the CyClockWizard software
6. Frequency stability is the maximum variation in frequency from F<sub>0</sub>. It includes initial accuracy, and variation from temperature and supply voltage.



### **Typical Output Characteristics**

Figure 2. 2.5-V Supply and Termination to  $V_{DD}$ –1.5 V, Minimum  $V_{DD}$  and Maximum  $T_A$ 







Figure 3. 2.5-V Supply and Termination to  $V_{DD}$ –2 V, Minimum  $V_{DD}$  and Maximum  $T_{A}$ 








Figure 4. 3.3-V Supply and Termination to  $V_{DD}$ –2 V, Minimum  $V_{DD}$  and Maximum  $T_{A}$ 







## **Switching Waveforms**

Figure 5. Output DC Parameters




Figure 6. Duty Cycle Timing




Figure 7. Output Rise and Fall Time





Figure 8. Output Enable and Disable Timing



### **Termination Circuits**

Figure 9. LVPECL Termination





### **Ordering Information**


Part Number	Configuration	Package Description	Product Flow
Pb-free			
CY2X014FLXIT	Field-programmable	6-pin ceramic LCC SMD - tape and reel	Industrial, –40 °C to 85 °C

Some product offerings are factory-programmed customer-specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or sales representative for more information.

### **Possible Configurations**

Part Number [7]	Configuration	Package Description	Product Flow
CY2X014LXCxxxT	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Commercial, 0 °C to 70 °C
CY2X014LXIxxxT	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, –40 °C to 85 °C

#### **Ordering Code Definitions**



#### Note


<sup>7. &</sup>quot;xxx" indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or Sales Representative.



## **Package Diagrams**

Figure 10. 6-pin Ceramic LCC (5.0 × 3.2 × 1.3 mm) LZ06A Package Outline, 001-10044







## Acronyms

Acronym	Description
ESD	electrostatic discharge
FAE	field application engineer
HBM	human body model
JEDEC	joint electron devices engineering council
LCC	leadless chip carrier
LVPECL	low-voltage positive-referenced emitter coupled logic
OE	output enable
OTP	one-time programmable
PCB	printed circuit board
PLL	phase-locked loop
RMS	root mean square
SMD	surface mount device
XO	crystal oscillator

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
kHz	kilohertz	
MHz	megahertz	
μΑ	microampere	
mA	milliampere	
mm	millimeter	
ms	millisecond	
mV	millivolt	
ns	nanosecond	
Ω	ohm	
ppm	parts per million	
%	percent	
pF	picofarad	
ps	picosecond	
V	volt	
W	watt	



# **Document History Page**

ocument Title: CY2X014, Low Jitter LVPECL Crystal Oscillator ocument Number: 001-10179						
Rev.	ECN	Orig. of Change	Submission Date	Description of Change		
**	504478	RGL	See ECN	New datasheet		
*A	1428603	JWK / SFV	See ECN	Removed pull up on pin 1 and related specifications, Added items to Programming Variables section, Added $C_{IN}$ specification, Modified $t_{J2}$ , $I_{IH}$ , $I_{IDD}$ and $I_{SB}$ specifications, Changed to a single Frequency Stability specification, Removed Peak-to-peak Period Jitter specification, Changed p 2 from NC to DNU, Changed max storage temperature, Title change, 2.5V supply tightened from $\pm 10\%$ to $\pm 5\%$ , 2.5V termination option changed from VDD-1.4V to VDD-1.5V, Added typical output characteristic curves		
*B	2669117	KVM / AESA	03/05/09	Revised frequency stability and aging specs and conditions, Max frequency changed from 700 MHz to 690 MHz, Duty cycle changed from 45/55 to 40/6 for freq > 450 MHz, Removed reference to CY3672 programmer, Junction ar storage temperatures changed from 125 to 135°C, IIH changed from 20 $\mu A$ 115 $\mu A$ , IIL changed from 20 $\mu A$ to 50 $\mu A$ , Rise and fall times changed from 35 ps to 500 ps, Removed MSL spec, Changed Datasheet Status to Final.		
*C	2701663	KVM / PYRS	05/06/09	General clean up Added explanation of gaps in the frequency range Added URL for software Removed frequency stability paragraph under Programming Variables Added programming variables table Added separate IDD spec for 2.5V supply Changed the amount of load current in IDD footnote Changed phase jitter parameter name Removed supply voltage as a programming variable Changed conditions for ESD spec Changed rise and fall times from 500 ps to 400 ps typ, added min and max		
*D	2718433	WWZ / HMT	06/12/09	No change. Submit to ECN for product launch.		
*E	2761943	KVM	09/10/09	Revised maximum output rise and fall times.		
*F	2896548	KVM	03/19/10	Moved parts with 'xxx' into new table, Possible Configurations Updated package diagram		
*G	2973338	CXQ	07/08/2010	Added Standard and Application-Specific Factory Configurations.  Added phase jitter specs for pre-defined configurations in AC Electrical Characteristics (note 7 refers users to the new table on page 2 for typical specs Added all new factory programmed devices from the Standard and Application-Specific Factory Configurations to Ordering Information. Added note 8 to reference the configuration descriptions for each new device. Changed all references to CyberClocksOnline software to CyClockWizard. Removed section on phase noise vs jitter SW optimization.		
*H	3767932	PURU	10/05/2012	Updated Package Diagrams (spec 001-10044 (Changed revision from *A to *B)). Added Units of Measure. Updated in new template.		
*	3845087	PURU	12/20/2012	Removed references of "Standard and Application-Specific Factory Configurations" in Functional Description. Removed "Standard and Application-Specific Factory Configurations". Removed references of "Standard and Application-Specific Factory Configurations" in Factory-configured CY2X014 under Programming Description. Updated Ordering Information (Updated part numbers).		



# **Document History Page**

Document Title: CY2X014, Low Jitter LVPECL Crystal Oscillator Document Number: 001-10179								
Rev.	ECN	Orig. of Change	Submission Date	Description of Change				
*J	4587303	PURU		Added related documentation hyperlink in page 1. Updated Figure 10 in Package Diagrams (spec 001-10044 *B to *C). Removed the prune part number CY2X014FLXCT in Ordering Information.				



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

#### **Products**

Automotive
Clocks & Buffers
Interface

Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
PSoC cypress.com/go/psoc cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

**PSoC Solutions** 

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-10179 Rev. \*J